ATE343314T1 - Apparat und methode zur herstellung von mehrschichtigen leiterplatten - Google Patents
Apparat und methode zur herstellung von mehrschichtigen leiterplattenInfo
- Publication number
- ATE343314T1 ATE343314T1 AT00950063T AT00950063T ATE343314T1 AT E343314 T1 ATE343314 T1 AT E343314T1 AT 00950063 T AT00950063 T AT 00950063T AT 00950063 T AT00950063 T AT 00950063T AT E343314 T1 ATE343314 T1 AT E343314T1
- Authority
- AT
- Austria
- Prior art keywords
- conductor
- laminated sheet
- sheet covered
- prepreg
- circuit boards
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004020 conductor Substances 0.000 abstract 4
- 239000011888 foil Substances 0.000 abstract 2
- 238000010438 heat treatment Methods 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 2
- 239000012535 impurity Substances 0.000 abstract 1
- 239000011347 resin Substances 0.000 abstract 1
- 229920005989 resin Polymers 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Laminated Bodies (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22952299A JP4455696B2 (ja) | 1999-08-13 | 1999-08-13 | 多層プリント配線基板の製造方法及び製造装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE343314T1 true ATE343314T1 (de) | 2006-11-15 |
Family
ID=16893497
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT00950063T ATE343314T1 (de) | 1999-08-13 | 2000-08-11 | Apparat und methode zur herstellung von mehrschichtigen leiterplatten |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7185421B1 (de) |
| EP (1) | EP1213953B1 (de) |
| JP (1) | JP4455696B2 (de) |
| KR (1) | KR20020060691A (de) |
| AT (1) | ATE343314T1 (de) |
| DE (1) | DE60031424T2 (de) |
| TW (1) | TWI224556B (de) |
| WO (1) | WO2001013688A1 (de) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BRPI0919688B1 (pt) * | 2008-10-22 | 2019-04-02 | Cytec Technology Corp. | Método para formar prepregs conformados com componentes voláteis reduzidos |
| RU2474985C1 (ru) * | 2011-07-27 | 2013-02-10 | Открытое акционерное общество "Федеральный научно-производственный центр Нижегородский научно-исследовательский институт радиотехники" | Способ изготовления многослойных печатных плат |
| CN105163486A (zh) * | 2015-10-07 | 2015-12-16 | 江西景旺精密电路有限公司 | 一种高层厚铜电路板及制作工艺 |
| CN109526138B (zh) * | 2018-11-27 | 2024-04-12 | 惠州市金百泽电路科技有限公司 | 一种刚性无玻纤光电印制板及其加工方法 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3344515A (en) * | 1961-04-21 | 1967-10-03 | Litton Systems Inc | Multilayer laminated wiring |
| EP0154564A3 (de) * | 1984-03-09 | 1986-08-20 | Cirtel Inc. | Verfahren und Gerät zum schichtweisen Aufbauen merhschichtiger gedruckter Schaltungen mit starren und mit flexiblen Teilen |
| US5064583A (en) * | 1989-08-01 | 1991-11-12 | Zycon Corporation | Method for applying mold release coating to separator plates for molding printed circuit boards |
| CA2023713A1 (en) * | 1989-10-23 | 1991-04-24 | Mark S. O'brien | Gaseous isostatic lamination process |
| JPH0732898B2 (ja) * | 1990-04-13 | 1995-04-12 | 株式会社日立製作所 | シートの清浄装置およびその清浄方法 |
| JP2555231B2 (ja) * | 1991-05-21 | 1996-11-20 | 富士通株式会社 | 窒化アルミニウム多層回路基板の製造方法 |
| JPH05261718A (ja) * | 1992-03-19 | 1993-10-12 | Ngk Insulators Ltd | グリーンシート積層体の異物除去装置 |
| WO1994022628A1 (fr) * | 1993-04-05 | 1994-10-13 | Seiko Epson Corporation | Procede et appareil d'assemblage par brasage |
| US5571337A (en) * | 1994-11-14 | 1996-11-05 | Yieldup International | Method for cleaning and drying a semiconductor wafer |
| JP3296479B2 (ja) | 1997-05-29 | 2002-07-02 | トヨタ車体株式会社 | ダクトの固定構造 |
| JP3359540B2 (ja) * | 1997-06-27 | 2002-12-24 | 京セラ株式会社 | 多層プリント配線基板の製造方法 |
-
1999
- 1999-08-13 JP JP22952299A patent/JP4455696B2/ja not_active Expired - Fee Related
-
2000
- 2000-08-11 KR KR1020027001879A patent/KR20020060691A/ko not_active Ceased
- 2000-08-11 TW TW089116289A patent/TWI224556B/zh not_active IP Right Cessation
- 2000-08-11 WO PCT/JP2000/005393 patent/WO2001013688A1/ja not_active Ceased
- 2000-08-11 US US10/049,499 patent/US7185421B1/en not_active Expired - Fee Related
- 2000-08-11 DE DE60031424T patent/DE60031424T2/de not_active Expired - Fee Related
- 2000-08-11 EP EP00950063A patent/EP1213953B1/de not_active Expired - Lifetime
- 2000-08-11 AT AT00950063T patent/ATE343314T1/de not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| DE60031424D1 (de) | 2006-11-30 |
| KR20020060691A (ko) | 2002-07-18 |
| EP1213953A4 (de) | 2004-10-06 |
| JP4455696B2 (ja) | 2010-04-21 |
| TWI224556B (en) | 2004-12-01 |
| EP1213953A1 (de) | 2002-06-12 |
| WO2001013688A1 (fr) | 2001-02-22 |
| US7185421B1 (en) | 2007-03-06 |
| EP1213953B1 (de) | 2006-10-18 |
| JP2001053442A (ja) | 2001-02-23 |
| DE60031424T2 (de) | 2007-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69926939D1 (de) | Verfahren zur Herstellung einer mehrschichtigen gedruckten Leiterplatte | |
| US9860978B1 (en) | Rigid-flex board structure | |
| SE9602997D0 (sv) | Insulating resin composition for build-up by copper foil lamination and method for production of multiayer printed circuit board using the composition | |
| CN102802361B (zh) | 半挠性印刷线路板的制作方法 | |
| DE69203691D1 (de) | Zwei- oder mehrlagige Leiterplatte, Verfahren zur Herstellung von solchen Leiterplatten und Laminat für die Herstellung von solchen Leiterplatten durch ein solches Verfahren. | |
| EP1267596A3 (de) | Gedruckte Leiterplatte und Verfahren zu deren Herstellung | |
| US20110297644A1 (en) | Method for manufacturing printed circuit board with cavity | |
| DE69220892D1 (de) | Verfahren zur Herstellung von mehrschichtigen Leiterplatten aus Polyimid | |
| DE69026341D1 (de) | Verfahren zur Herstellung von Mehrschichtleiterplatten | |
| CN101257773B (zh) | 多层印刷电路板的制造方法 | |
| ATE343314T1 (de) | Apparat und methode zur herstellung von mehrschichtigen leiterplatten | |
| KR950003244B1 (ko) | 다층 회로판 제조공정 | |
| GB2264457A (en) | Internal composite layer for a multilayer circuit board | |
| CN113573503A (zh) | 一种新的fpc精密焊盘制作方法 | |
| JPH07135375A (ja) | リジッドフレックス配線板およびその製造方法 | |
| DE50108246D1 (de) | Verfahren zum Herstellen von Löchern in einer Mehrlagenleiterplatte | |
| ATE323595T1 (de) | Trennplatten-verbundkomponente zur herstellung von leiterplattenkomponenten und verfahren zur herstellung einer solchen verbundkomponente | |
| JPH0493093A (ja) | 配線基板の電子部品収納用凹部形成方法 | |
| JPH07176837A (ja) | リジッドフレックスプリント配線板及びその製造方法 | |
| DK0569801T3 (da) | Flerlags-printplade | |
| JP2000049440A (ja) | プリント配線用多層板の製造方法 | |
| JPH1110791A (ja) | 片面金属張り積層板製造用接合材 | |
| ATE161384T1 (de) | Verfahren zur durchkontaktierung von leiterplatten | |
| JPH08148836A (ja) | 多層フレックスリジット配線板 | |
| JPH0750455A (ja) | リジッドフレックスプリント配線板およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |