ATE350712T1 - Informationsaustausch zwischen lokal synchronen schaltungen - Google Patents
Informationsaustausch zwischen lokal synchronen schaltungenInfo
- Publication number
- ATE350712T1 ATE350712T1 AT02806352T AT02806352T ATE350712T1 AT E350712 T1 ATE350712 T1 AT E350712T1 AT 02806352 T AT02806352 T AT 02806352T AT 02806352 T AT02806352 T AT 02806352T AT E350712 T1 ATE350712 T1 AT E350712T1
- Authority
- AT
- Austria
- Prior art keywords
- circuit
- handshake
- locally synchronous
- clock
- delay
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Time-Division Multiplex Systems (AREA)
- Mobile Radio Communication Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02075578 | 2002-01-02 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE350712T1 true ATE350712T1 (de) | 2007-01-15 |
Family
ID=8185592
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT02806352T ATE350712T1 (de) | 2002-01-02 | 2002-12-06 | Informationsaustausch zwischen lokal synchronen schaltungen |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7185220B2 (de) |
| EP (1) | EP1464001B1 (de) |
| JP (1) | JP4404637B2 (de) |
| KR (1) | KR100956304B1 (de) |
| CN (1) | CN100507891C (de) |
| AT (1) | ATE350712T1 (de) |
| AU (1) | AU2002367038A1 (de) |
| DE (1) | DE60217408T2 (de) |
| WO (1) | WO2003060727A2 (de) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006518064A (ja) * | 2003-01-23 | 2006-08-03 | ユニバーシティー オブ ロチェスター | マルチクロックドメインを有するマイクロプロセッサ |
| DE10303673A1 (de) * | 2003-01-24 | 2004-08-12 | IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik | Asynchrone Hüllschaltung für eine global asynchrone, lokal synchrone (GALS) Schaltung |
| EP1864380A2 (de) * | 2005-03-22 | 2007-12-12 | Koninklijke Philips Electronics N.V. | Elektronische schaltung mit einer asynchronen verzögerung |
| JP2007164286A (ja) * | 2005-12-09 | 2007-06-28 | Sony Corp | 情報信号処理装置、機能ブロックおよび機能ブロックの制御方法 |
| US7856516B2 (en) | 2006-10-27 | 2010-12-21 | Kyocera Mita Corporation | Interfacing incompatible signaling using generic I/O and interrupt routines |
| WO2009147566A1 (en) * | 2008-06-02 | 2009-12-10 | Koninklijke Philips Electronics N.V. | Asynchronous communication |
| US8189723B2 (en) * | 2008-08-15 | 2012-05-29 | International Business Machines Corporation | Method, circuit, and design structure for capturing data across a pseudo-synchronous interface |
| US8300752B2 (en) * | 2008-08-15 | 2012-10-30 | International Business Machines Corporation | Method, circuit, and design structure for capturing data across a pseudo-synchronous interface |
| CN101377691B (zh) * | 2008-09-05 | 2012-01-11 | 无锡中星微电子有限公司 | 一种apb总线跨时钟域访问的电路及方法 |
| US8625714B2 (en) * | 2011-05-12 | 2014-01-07 | St-Ericsson Sa | Time delay estimation |
| US10505704B1 (en) * | 2015-08-02 | 2019-12-10 | Wave Computing, Inc. | Data uploading to asynchronous circuitry using circular buffer control |
| GB2580165B (en) * | 2018-12-21 | 2021-02-24 | Graphcore Ltd | Data exchange in a computer with predetermined delay |
| CN114024893A (zh) * | 2021-11-18 | 2022-02-08 | 群联电子股份有限公司 | 时钟重整电路模块、信号传输系统及信号传输方法 |
| CN116258182A (zh) * | 2021-12-08 | 2023-06-13 | 上海复旦微电子集团股份有限公司 | 交互模块、系统及方法 |
| CN116107950A (zh) * | 2023-02-28 | 2023-05-12 | 上海阵量智能科技有限公司 | 数据处理装置、通信系统、芯片、板卡、电子设备 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW345636B (en) * | 1996-04-23 | 1998-11-21 | Toshiba Co Ltd | Time information synchronous delay control circuit |
| JP2993463B2 (ja) * | 1997-05-08 | 1999-12-20 | 日本電気株式会社 | 同期回路制御装置 |
| US6226757B1 (en) * | 1997-10-10 | 2001-05-01 | Rambus Inc | Apparatus and method for bus timing compensation |
| JP3560793B2 (ja) * | 1997-11-27 | 2004-09-02 | 株式会社東芝 | データ転送方法 |
| JPH11177399A (ja) * | 1997-12-15 | 1999-07-02 | Mitsubishi Electric Corp | クロック遅延回路およびこれを用いた発振回路、位相同期回路、クロック生成回路 |
| US7065665B2 (en) * | 2002-10-02 | 2006-06-20 | International Business Machines Corporation | Interlocked synchronous pipeline clock gating |
-
2002
- 2002-12-06 JP JP2003560754A patent/JP4404637B2/ja not_active Expired - Fee Related
- 2002-12-06 AU AU2002367038A patent/AU2002367038A1/en not_active Abandoned
- 2002-12-06 KR KR1020047010450A patent/KR100956304B1/ko not_active Expired - Fee Related
- 2002-12-06 AT AT02806352T patent/ATE350712T1/de not_active IP Right Cessation
- 2002-12-06 DE DE60217408T patent/DE60217408T2/de not_active Expired - Lifetime
- 2002-12-06 CN CNB028266161A patent/CN100507891C/zh not_active Expired - Fee Related
- 2002-12-06 EP EP02806352A patent/EP1464001B1/de not_active Expired - Lifetime
- 2002-12-06 US US10/500,520 patent/US7185220B2/en not_active Expired - Lifetime
- 2002-12-06 WO PCT/IB2002/005204 patent/WO2003060727A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| US7185220B2 (en) | 2007-02-27 |
| US20050141257A1 (en) | 2005-06-30 |
| EP1464001B1 (de) | 2007-01-03 |
| DE60217408T2 (de) | 2007-10-04 |
| AU2002367038A1 (en) | 2003-07-30 |
| CN100507891C (zh) | 2009-07-01 |
| DE60217408D1 (de) | 2007-02-15 |
| KR20040073538A (ko) | 2004-08-19 |
| WO2003060727A3 (en) | 2004-03-11 |
| AU2002367038A8 (en) | 2003-07-30 |
| JP4404637B2 (ja) | 2010-01-27 |
| CN1666186A (zh) | 2005-09-07 |
| WO2003060727A2 (en) | 2003-07-24 |
| EP1464001A2 (de) | 2004-10-06 |
| JP2005515544A (ja) | 2005-05-26 |
| KR100956304B1 (ko) | 2010-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE350712T1 (de) | Informationsaustausch zwischen lokal synchronen schaltungen | |
| ATE288104T1 (de) | Schnittstelle von synchron zu asynchron zu synchron | |
| WO2002077792A3 (en) | A multiplication logic circuit | |
| DE60216803D1 (de) | Fifo als übergang von taktregionen | |
| WO2004059471A3 (en) | Clock skew compensation apparatus and method | |
| DE60216811D1 (de) | Störungsfreie taktauswahlschaltung | |
| TW367501B (en) | Synchronous semiconductor memory device | |
| EP0671744A3 (de) | Synchroner Speicher mit parallelen Ausgangsdatenwegen | |
| GB2368947B (en) | Apparatus for analogue information transfer | |
| TW200516367A (en) | Low power charge pump | |
| WO2004109524A3 (en) | Synchronous data transfer across clock domains | |
| TW200733567A (en) | Clock generation circuit and method of generating clock signals | |
| WO2005050842A3 (en) | Apparatus and method for generating a delayed clock signal | |
| US5774001A (en) | Method for eliminating multiple output switching timing skews in a source synchronous design | |
| CA2338320A1 (en) | Integrated data clock extractor | |
| DE60238353D1 (de) | Nahtloser takt | |
| ATE229667T1 (de) | Synchron- mehrphasen- taktverteilungssystem | |
| ATE363715T1 (de) | Speicherbaustein mit mehrfunktions-strobe- anschlüssen | |
| DE60228909D1 (de) | Netzwerkschnittstelle mit programmierbarer Verzögerung und Frequenzverdoppler | |
| TWI256539B (en) | Apparatus and method for generating a clock signal | |
| CN101989857A (zh) | 用于在半导体集成电路中产生时钟的装置 | |
| EP1697821B1 (de) | Taktverteilung in integrierten schaltungen | |
| WO2002101349A3 (de) | Vorrichtung und ein verfahren zur umsetzung einer diagnoseschnittstelle auf standard-spi | |
| EP1028429A3 (de) | Vorausladearchitektur für Daten- und Taktsignale in einer integrierten Schaltung und Verfahren hierfür | |
| JP3001544B1 (ja) | パルス同期化回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |