ATE360299T1 - Digitaltaktfilter - Google Patents
DigitaltaktfilterInfo
- Publication number
- ATE360299T1 ATE360299T1 AT04293123T AT04293123T ATE360299T1 AT E360299 T1 ATE360299 T1 AT E360299T1 AT 04293123 T AT04293123 T AT 04293123T AT 04293123 T AT04293123 T AT 04293123T AT E360299 T1 ATE360299 T1 AT E360299T1
- Authority
- AT
- Austria
- Prior art keywords
- signal
- auxiliary clock
- rate
- data
- clock
- Prior art date
Links
- 230000003111 delayed effect Effects 0.000 abstract 2
- 125000004122 cyclic group Chemical group 0.000 abstract 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 238000001914 filtration Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Oscillators With Electromechanical Resonators (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Electrophonic Musical Instruments (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP04293123A EP1675291B1 (de) | 2004-12-23 | 2004-12-23 | Digitaltaktfilter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE360299T1 true ATE360299T1 (de) | 2007-05-15 |
Family
ID=34931656
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT04293123T ATE360299T1 (de) | 2004-12-23 | 2004-12-23 | Digitaltaktfilter |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7702946B2 (de) |
| EP (1) | EP1675291B1 (de) |
| CN (1) | CN1794618B (de) |
| AT (1) | ATE360299T1 (de) |
| DE (1) | DE602004006008T2 (de) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8761207B2 (en) | 2009-04-30 | 2014-06-24 | Centurylink Intellectual Property Llc | System and method for advanced adaptive pseudowire |
| US20160294591A1 (en) | 2015-03-31 | 2016-10-06 | Alcatel-Lucent Usa Inc. | Multichannel receiver |
| GB2542149B (en) | 2015-09-09 | 2019-11-27 | Imagination Tech Ltd | Synchronising devices |
| GB2542148B (en) * | 2015-09-09 | 2019-12-04 | Imagination Tech Ltd | Synchronising devices |
| US10033443B2 (en) | 2016-04-15 | 2018-07-24 | Alcatel-Lucent Usa Inc. | MIMO transceiver suitable for a massive-MIMO system |
| US10056890B2 (en) * | 2016-06-24 | 2018-08-21 | Exar Corporation | Digital controlled oscillator based clock generator for multi-channel design |
| TWI789114B (zh) * | 2021-11-12 | 2023-01-01 | 新唐科技股份有限公司 | 時脈濾波裝置、時脈濾波器與脈波產生器 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2662885B1 (fr) * | 1990-05-29 | 1993-01-29 | Cit Alcatel | Dispositif de multiplexage temporel de trains numeriques plesiochrones. |
| GB9114841D0 (en) * | 1991-07-10 | 1991-08-28 | Gpt Ltd | Sdh data transmission timing |
| JP2725692B2 (ja) * | 1995-05-12 | 1998-03-11 | 日本電気株式会社 | 140mクロック・stm−1電気クロック生成方式 |
| US6404247B1 (en) * | 1995-11-13 | 2002-06-11 | Industrial Technology Research Institute | All digital phase-locked loop |
| ATE306154T1 (de) * | 2002-02-28 | 2005-10-15 | Cit Alcatel | Plesiochroner demultiplexer |
| US7286568B2 (en) * | 2002-09-03 | 2007-10-23 | Intel Corporation | Techniques to generate a clock signal |
| US7164297B2 (en) * | 2005-03-31 | 2007-01-16 | Freescale Semiconductor, Inc. | Multiple reference clock synthesizer |
-
2004
- 2004-12-23 EP EP04293123A patent/EP1675291B1/de not_active Expired - Lifetime
- 2004-12-23 DE DE602004006008T patent/DE602004006008T2/de not_active Expired - Lifetime
- 2004-12-23 AT AT04293123T patent/ATE360299T1/de not_active IP Right Cessation
-
2005
- 2005-11-15 US US11/273,081 patent/US7702946B2/en not_active Expired - Fee Related
- 2005-12-05 CN CN2005101275587A patent/CN1794618B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1794618B (zh) | 2011-07-20 |
| CN1794618A (zh) | 2006-06-28 |
| US7702946B2 (en) | 2010-04-20 |
| DE602004006008D1 (de) | 2007-05-31 |
| DE602004006008T2 (de) | 2007-12-20 |
| US20060140222A1 (en) | 2006-06-29 |
| EP1675291B1 (de) | 2007-04-18 |
| EP1675291A1 (de) | 2006-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1363399A3 (de) | Schaltungsanordnung zur Daten- und Taktrückgewinnung und entsprechendes Taktkontrollverfahren | |
| AU2003265818A1 (en) | Synchronous mirror delay (smd) circuit and method including a ring oscillator for timing coarse and fine delay intervals | |
| WO2002079816A3 (en) | All optical data selection element | |
| US7928772B1 (en) | Clock input filter circuit | |
| JPS53114651A (en) | Electronic circuit | |
| TW200623006A (en) | Shift register and method for driving the same | |
| AU5513998A (en) | Clock vernier adjustment | |
| WO2004032333A8 (en) | Noise shaping circuits and methods with feedback steering overload compensation and systems using the same | |
| DE602005013565D1 (de) | Zwei-bit-a-/d-wandler mit versatzlöschung, verbesserter gleichtaktunterdrückung und schwellensensitivität | |
| KR950033826A (ko) | 소형컴퓨터 인터페이스 시스템상의 신호로부터 노이즈를 제거하는 이중필터링 글리치 제거기 | |
| BRPI0712764A8 (pt) | circuito multiplexador de sinal de relógio isento de glitch e método de operação | |
| WO2006127943A3 (en) | Single event effect hardened circuitry | |
| ATE360299T1 (de) | Digitaltaktfilter | |
| EP1404148A4 (de) | Einrichtung und verfahren zur rückkopplungskontrolle | |
| KR20160145590A (ko) | 펄스-폭 변조 데이터 디코더 | |
| SE0201259L (sv) | Ekosläckning | |
| JP3968095B2 (ja) | グリッチ・ノイズを除去するシステムおよびグリッチ・ノイズを除去する方法 | |
| US5617452A (en) | Bit synchronizer | |
| US5117443A (en) | Method and apparatus for operating at fractional speeds in synchronous systems | |
| WO2006053321A3 (en) | Controlling clock rate using configuration information | |
| TW200723682A (en) | Circuit for adjusting cutoff frequency of filter | |
| AU7503091A (en) | Clock signal multiplexer circuit | |
| SE0004115D0 (sv) | An arangement for capturing data | |
| DE50001094D1 (de) | Schrittregler | |
| ATE549796T1 (de) | Schaltung zum störungsfreien umschalten zwischen taktsignalen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |