ATE378638T1 - Verfahren für das identifizieren schlechter wege und dem austausch der breitefähigkeiten zweier mittel, die über einen anschluss verbunden sind - Google Patents

Verfahren für das identifizieren schlechter wege und dem austausch der breitefähigkeiten zweier mittel, die über einen anschluss verbunden sind

Info

Publication number
ATE378638T1
ATE378638T1 AT04255778T AT04255778T ATE378638T1 AT E378638 T1 ATE378638 T1 AT E378638T1 AT 04255778 T AT04255778 T AT 04255778T AT 04255778 T AT04255778 T AT 04255778T AT E378638 T1 ATE378638 T1 AT E378638T1
Authority
AT
Austria
Prior art keywords
link
agent
capabilities
bread
exchanging
Prior art date
Application number
AT04255778T
Other languages
English (en)
Inventor
Naveen Cherukuri
Sanjay Dabral
David Dunning
Tim Frodsham
Theodore Z Schoenborn
Rahul R Shah
Maurice B Steinman
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE378638T1 publication Critical patent/ATE378638T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Telephonic Communication Services (AREA)
AT04255778T 2004-05-21 2004-09-22 Verfahren für das identifizieren schlechter wege und dem austausch der breitefähigkeiten zweier mittel, die über einen anschluss verbunden sind ATE378638T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/851,925 US7844767B2 (en) 2004-05-21 2004-05-21 Method for identifying bad lanes and exchanging width capabilities of two CSI agents connected across a link

Publications (1)

Publication Number Publication Date
ATE378638T1 true ATE378638T1 (de) 2007-11-15

Family

ID=34930686

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04255778T ATE378638T1 (de) 2004-05-21 2004-09-22 Verfahren für das identifizieren schlechter wege und dem austausch der breitefähigkeiten zweier mittel, die über einen anschluss verbunden sind

Country Status (8)

Country Link
US (1) US7844767B2 (de)
EP (1) EP1598744B1 (de)
JP (1) JP4370222B2 (de)
CN (1) CN1700645B (de)
AT (1) ATE378638T1 (de)
DE (1) DE602004010074D1 (de)
RU (1) RU2295837C2 (de)
TW (1) TWI259373B (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8046488B2 (en) * 2004-05-21 2011-10-25 Intel Corporation Dynamically modulating link width
JP4558519B2 (ja) * 2005-01-18 2010-10-06 富士通株式会社 情報処理装置およびシステムバス制御方法
US7757020B2 (en) * 2005-06-29 2010-07-13 Intel Corporation Point-to-point link negotiation method and apparatus
US7484014B2 (en) * 2005-09-28 2009-01-27 Intel Corporation System for flexible and negotiable exchange of link layer functional parameters
US7568060B2 (en) * 2005-12-15 2009-07-28 International Business Machines Corporation Method and system for interfacing components of a computing system with a pair of unidirectional, point-to-point buses
US7983181B1 (en) * 2006-03-28 2011-07-19 Advanced Micro Devices, Inc. Technique for negotiating a width of a packet-based communication link
JP4877482B2 (ja) * 2006-04-11 2012-02-15 日本電気株式会社 ＰＣＩＥｘｐｒｅｓｓリンク、マルチホストコンピュータシステム、およびＰＣＩＥｘｐｒｅｓｓリンクの再構成方法
JP5287297B2 (ja) * 2008-03-18 2013-09-11 株式会社リコー データ処理回路、省電力方法、省電力プログラム、記録媒体及び機器
US8078873B2 (en) 2008-06-30 2011-12-13 Intel Corporation Two-way authentication between two communication endpoints using a one-way out-of-band (OOB) channel
US8310936B2 (en) * 2008-07-23 2012-11-13 International Business Machines Corporation Link services in a communication network
US8296469B2 (en) * 2008-12-31 2012-10-23 Intel Corporation Scalable method and apparatus for link with reconfigurable ports
JP5252074B2 (ja) 2009-03-10 2013-07-31 富士通株式会社 送受信装置、データの送受信方法
US8429484B2 (en) * 2009-04-16 2013-04-23 Lockheed Martin Corporation Digitized radar information redundancy method and system
EP2339476B1 (de) 2009-12-07 2012-08-15 STMicroelectronics (Research & Development) Limited Schnittstelle zum Verbinden von Halbleiterchips innerhalb eines IC-Gehäuses
EP2330514B1 (de) * 2009-12-07 2018-12-05 STMicroelectronics (Research & Development) Limited Verpackung von integrierten Schaltungen
EP2339475A1 (de) 2009-12-07 2011-06-29 STMicroelectronics (Research & Development) Limited Inter-Chip Kommunikationsschnittstelle für ein Multi-Chip-Gehäuse
EP2339795B1 (de) 2009-12-07 2013-08-14 STMicroelectronics (Research & Development) Limited Inter-Chip Kommunikationsschnittstelle für ein Multi-Chip-Gehäuse
EP2333673B1 (de) 2009-12-07 2014-04-16 STMicroelectronics (Research & Development) Limited Signalabtastung und Übertragung
EP2333830B1 (de) 2009-12-07 2014-09-03 STMicroelectronics (Research & Development) Limited Verpackung bestehend aus einem ersten und einem Siliziumwürfel zusammengekoppelt durch eine Multiplex-Bus
US8724660B2 (en) * 2009-12-17 2014-05-13 Electronics And Telecommunications Research Institute Transmission and reception apparatus for dynamic lane operation in multi-lane based ethernet system, and method of controlling the same
KR101315621B1 (ko) * 2009-12-17 2013-10-08 한국전자통신연구원 다중 레인 기반 이더넷에서 동적 레인 운용을 위한 송, 수신 장치 및 그 제어 방법
KR101717296B1 (ko) * 2010-12-15 2017-03-16 한국전자통신연구원 선택적 레인 운용을 위한 이더넷 장치 및 방법
US8347258B2 (en) 2011-02-16 2013-01-01 Stmicroelectronics (Grenoble 2) Sas Method and apparatus for interfacing multiple dies with mapping for source identifier allocation
US8521937B2 (en) 2011-02-16 2013-08-27 Stmicroelectronics (Grenoble 2) Sas Method and apparatus for interfacing multiple dies with mapping to modify source identity
US8868955B2 (en) 2011-07-01 2014-10-21 Intel Corporation Enhanced interconnect link width modulation for power savings
US9417687B2 (en) * 2011-07-12 2016-08-16 Rambus Inc. Dynamically changing data access bandwidth by selectively enabling and disabling data links
JP6017584B2 (ja) * 2011-12-21 2016-11-02 インテル コーポレイション 動的リンク幅調整
US9043526B2 (en) 2012-06-20 2015-05-26 International Business Machines Corporation Versatile lane configuration using a PCIe PIe-8 interface
US9053244B2 (en) 2012-06-28 2015-06-09 Intel Corporation Utilization-aware low-overhead link-width modulation for power reduction in interconnects
US9285865B2 (en) * 2012-06-29 2016-03-15 Oracle International Corporation Dynamic link scaling based on bandwidth utilization
US9183171B2 (en) 2012-09-29 2015-11-10 Intel Corporation Fast deskew when exiting low-power partial-width high speed link state
US9196384B2 (en) 2012-12-28 2015-11-24 Intel Corporation Memory subsystem performance based on in-system weak bit detection
US9536626B2 (en) 2013-02-08 2017-01-03 Intel Corporation Memory subsystem I/O performance based on in-system empirical testing
US9354990B2 (en) 2013-09-11 2016-05-31 International Business Machines Corporation Coordination of spare lane usage between link partners
CN108052463B (zh) 2013-12-26 2021-08-17 英特尔公司 多芯片封装链路
WO2015116037A1 (en) * 2014-01-28 2015-08-06 Hewlett-Packard Development Company, L.P. Managing a multi-lane serial link
RU2653306C1 (ru) 2014-03-20 2018-05-07 Интел Корпорейшн Способ, устройство и система для управления потреблением энергии неиспользуемым аппаратным средством канального интерфейса
WO2015149293A1 (zh) 2014-04-02 2015-10-08 华为技术有限公司 一种PCIe链路故障的处理方法、设备及系统
JP6409399B2 (ja) 2014-08-11 2018-10-24 富士通株式会社 電子機器、通信制御回路および通信制御方法
JP6369224B2 (ja) * 2014-08-28 2018-08-08 富士通株式会社 情報処理システム、情報処理装置、及び情報処理システムの制御方法
US11429552B2 (en) 2019-01-09 2022-08-30 Hewlett-Packard Development Company, L.P. Data link changes based on requests
WO2021032999A1 (en) * 2019-08-21 2021-02-25 Mellanox Technologies Ltd. Dynamic bandwidth connections

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4667305A (en) * 1982-06-30 1987-05-19 International Business Machines Corporation Circuits for accessing a variable width data bus with a variable width data field
JPH0484253A (ja) * 1990-07-26 1992-03-17 Mitsubishi Electric Corp バス幅制御回路
JP2836321B2 (ja) * 1991-11-05 1998-12-14 三菱電機株式会社 データ処理装置
WO1993019424A1 (en) * 1992-03-18 1993-09-30 Seiko Epson Corporation System and method for supporting a multiple width memory subsystem
JP3369227B2 (ja) * 1992-11-09 2003-01-20 株式会社東芝 プロセッサ
US5805924A (en) 1994-11-08 1998-09-08 Stoevhase; Bent Method and apparatus for configuring fabrics within a fibre channel system
US5761455A (en) * 1995-02-06 1998-06-02 Cpu Technology, Inc. Dynamic bus reconfiguration logic
WO1996041274A1 (en) * 1995-06-07 1996-12-19 Advanced Micro Devices, Inc. Dynamically reconfigurable data bus
US5960453A (en) * 1996-06-13 1999-09-28 Micron Technology, Inc. Word selection logic to implement an 80 or 96-bit cache SRAM
US5911053A (en) * 1996-09-30 1999-06-08 Intel Corporation Method and apparatus for changing data transfer widths in a computer system
GB9720152D0 (en) * 1996-12-18 1997-11-26 Mayup Limited Communications system and method
US5913044A (en) * 1997-09-18 1999-06-15 International Business Machines Corporation Method and system for simultaneous variable-width bus access in a multiprocessor system
US6009488A (en) 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6018810A (en) * 1997-12-12 2000-01-25 Compaq Computer Corporation Fault-tolerant interconnection means in a computer system
US6442628B1 (en) 1998-05-01 2002-08-27 Adaptec, Inc. Method and system for automatically determining maximum data throughput over a bus
US6157971A (en) * 1998-06-02 2000-12-05 Adaptec, Inc. Source-destination re-timed cooperative communication bus
US6223237B1 (en) * 1998-07-07 2001-04-24 Adaptive Systems, Inc. Expandable communications bus
US6611891B1 (en) * 1998-11-23 2003-08-26 Advanced Micro Devices, Inc. Computer resource configuration mechanism across a multi-pipe communication link
US6434654B1 (en) 1999-03-26 2002-08-13 Koninklijke Philips Electronics N.V. System bus with a variable width selectivity configurable at initialization
US6662302B1 (en) * 1999-09-29 2003-12-09 Conexant Systems, Inc. Method and apparatus of selecting one of a plurality of predetermined configurations using only necessary bus widths based on power consumption analysis for programmable logic device
US6581116B1 (en) * 1999-11-09 2003-06-17 International Business Machines Corporation Method and apparatus for high performance transmission of ordered packets on a bus within a data processing system
US6526469B1 (en) 1999-11-12 2003-02-25 International Business Machines Corporation Bus architecture employing varying width uni-directional command bus
JP4649009B2 (ja) * 2000-03-08 2011-03-09 株式会社東芝 カードインタフェースを備えた情報処理装置、同装置に装着可能なカード型電子機器、及び同装置におけ動作モード設定方法
US6519664B1 (en) * 2000-03-30 2003-02-11 Intel Corporation Parallel terminated bus system
JP2001282704A (ja) * 2000-03-31 2001-10-12 Fujitsu Ltd データ処理装置及びデータ処理方法とデータ処理システム
US6961347B1 (en) * 2000-06-20 2005-11-01 Hewlett-Packard Development Company, L.P. High-speed interconnection link having automated lane reordering
JP2002157212A (ja) * 2000-11-17 2002-05-31 Hitachi Ltd 情報処理システム並びに携帯用電子機器および情報処理装置
MXPA03005307A (es) 2000-12-15 2004-12-02 Adaptix Inc Comunicaciones de multiportadores con asignacion de subportadora con base en grupos.
US6665742B2 (en) * 2001-01-31 2003-12-16 Advanced Micro Devices, Inc. System for reconfiguring a first device and/or a second device to use a maximum compatible communication parameters based on transmitting a communication to the first and second devices of a point-to-point link
EP1435146B1 (de) * 2001-10-12 2005-05-18 Nokia Corporation Adaptives punkt-zu-punkt-mikrowellenfunksystem
US6617877B1 (en) * 2002-03-01 2003-09-09 Xilinx, Inc. Variable data width operation in multi-gigabit transceivers on a programmable logic device
CN100419444C (zh) 2002-10-18 2008-09-17 卡里德恩科技有限公司 用于在基于度量路由的网络中执行流量工程的方法和系统
FI20022113A7 (fi) * 2002-11-29 2004-08-06 Nokia Corp Menetelmä ja järjestelmä väyläleveyden tunnistamiseksi, elektroniikkalaite ja oheislaite
US7136953B1 (en) * 2003-05-07 2006-11-14 Nvidia Corporation Apparatus, system, and method for bus link width optimization
US7957428B2 (en) 2004-05-21 2011-06-07 Intel Corporation Methods and apparatuses to effect a variable-width link

Also Published As

Publication number Publication date
JP4370222B2 (ja) 2009-11-25
CN1700645B (zh) 2012-03-14
CN1700645A (zh) 2005-11-23
US7844767B2 (en) 2010-11-30
DE602004010074D1 (de) 2007-12-27
EP1598744A1 (de) 2005-11-23
US20050262284A1 (en) 2005-11-24
TW200538939A (en) 2005-12-01
EP1598744B1 (de) 2007-11-14
TWI259373B (en) 2006-08-01
RU2295837C2 (ru) 2007-03-20
RU2004128236A (ru) 2006-03-10
JP2005332357A (ja) 2005-12-02

Similar Documents

Publication Publication Date Title
ATE378638T1 (de) Verfahren für das identifizieren schlechter wege und dem austausch der breitefähigkeiten zweier mittel, die über einen anschluss verbunden sind
WO2007116391A3 (en) Two-way link aggregation
DE502006003263D1 (de) Master-einheit, kommunikationssystem und verfahren zu deren betreiben
JP2007220100A (ja) 複数のクロスバーを使用する分散クロスバーネットワークのシステム及び方法
ATE465616T1 (de) Kommunikationssystem mit tragbaren master- und slave-geräten
WO2006041218A3 (en) Methods and apparatus for supporting multiple configurations in a multi-processor system
FI20035117L (fi) Datasiirtoyhteyden järjestäminen
ATE515859T1 (de) Redundantes feldbussystem
GB0416107D0 (en) Wavelength selection
DE502007006334D1 (de) Redundantes Kommunikationsnetzwerk
ATE477606T1 (de) Kodiersystem bei d-subminiatur-steckverbindern
WO2014076573A3 (en) Distributed switchless interconnect
DE602004004763D1 (de) Verfahren und system zur datenübertragung in einem kommunikationssystem
JP2010512494A5 (de)
ATE383686T1 (de) Verfahren zum betrieb eines passiven optischen netzwerks, optischer leitungsabschluss und übertragungsrahmen
DE50309760D1 (de) Kopplungsvorrichtung zum Anschliessen von Geräten an ein Bussystem
DE602006009408D1 (de)
CN108040301A (zh) 光通信系统、方法及存储介质
TW200729458A (en) Semiconductor memory device
ATE434313T1 (de) Multimedia-schnittstellenvorrichtung, informationsverarbeitungsverfahren, entsprechender informationsträger und computerprogramm
CA2431273A1 (en) Optical connection system
ATE315298T1 (de) Buswächtereinheit für einen netzknoten eines zeitgetriggerten datenkommunikationsnetzes
Markou et al. Performance analysis and layout design of optical blades for HPCs using the OptoBoard-Sim simulator
ATE394009T1 (de) Verfahren und mobile einrichtung zum bedienen in unterschiedlichen datenübertragungsmodi
DE502005005479D1 (de) Kupplungsmuffenverbindung mit dreiteiliger übergangsabstützplatte

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties