ATE424656T1 - Phasenregelschleife mit verbesserter linearität - Google Patents
Phasenregelschleife mit verbesserter linearitätInfo
- Publication number
- ATE424656T1 ATE424656T1 AT06119151T AT06119151T ATE424656T1 AT E424656 T1 ATE424656 T1 AT E424656T1 AT 06119151 T AT06119151 T AT 06119151T AT 06119151 T AT06119151 T AT 06119151T AT E424656 T1 ATE424656 T1 AT E424656T1
- Authority
- AT
- Austria
- Prior art keywords
- phase
- output
- transfer block
- control loop
- phase control
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP06119151A EP1890382B1 (de) | 2006-08-18 | 2006-08-18 | Phasenregelschleife mit verbesserter Linearität |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE424656T1 true ATE424656T1 (de) | 2009-03-15 |
Family
ID=37056430
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT06119151T ATE424656T1 (de) | 2006-08-18 | 2006-08-18 | Phasenregelschleife mit verbesserter linearität |
Country Status (3)
| Country | Link |
|---|---|
| EP (1) | EP1890382B1 (de) |
| AT (1) | ATE424656T1 (de) |
| DE (1) | DE602006005482D1 (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2930847A1 (de) | 2014-04-08 | 2015-10-14 | Dialog Semiconductor B.V. | Schnell einpendelnde Phasenregelschleife (PLL) mit optimaler Störtonreduzierung |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05114858A (ja) * | 1991-10-22 | 1993-05-07 | Fujitsu Ltd | Pll回路 |
| JPH0690116A (ja) * | 1992-09-09 | 1994-03-29 | Matsushita Electric Ind Co Ltd | Fm復調器 |
| JPH11215112A (ja) * | 1998-01-27 | 1999-08-06 | Hitachi Ltd | Pll回路 |
| JP4036636B2 (ja) * | 2001-11-26 | 2008-01-23 | アジレント・テクノロジーズ・インク | 一巡利得を補償する機能を備えたフェーズ・ロックド・ループ発振装置 |
-
2006
- 2006-08-18 EP EP06119151A patent/EP1890382B1/de not_active Not-in-force
- 2006-08-18 AT AT06119151T patent/ATE424656T1/de not_active IP Right Cessation
- 2006-08-18 DE DE602006005482T patent/DE602006005482D1/de active Active
Also Published As
| Publication number | Publication date |
|---|---|
| EP1890382A1 (de) | 2008-02-20 |
| DE602006005482D1 (de) | 2009-04-16 |
| EP1890382B1 (de) | 2009-03-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60219930D1 (de) | Digitaler breitband-phasenregelkreis (pll) mit halbfrequenzausgang | |
| DK1175008T3 (da) | Frekvenskonverter med lav fasestöj | |
| WO2004107579A3 (en) | Dll with digital to phase converter compensation | |
| US8384485B2 (en) | Reducing spurs in injection-locked oscillators | |
| FI982298A0 (fi) | Menetelmä ja kytkentä vaihevirheen korjaamiseksi tehovahvistimen linearisointisilmukassa | |
| BRPI0409107A (pt) | loop travado por fase digital | |
| WO2008016705A1 (en) | Extended range rms-dc converter | |
| ATE257986T1 (de) | Pll schaltkreis | |
| DE60202057D1 (de) | Phasenregelschleife mit einem linearen phasendetektor | |
| WO2009034881A1 (ja) | 位相比較器およびフェーズロックドループ | |
| CN107911114A (zh) | 一种恒定环路带宽的宽带锁相环 | |
| CN105656484A (zh) | 一种微分相位射频移相方法及系统 | |
| TW200711316A (en) | Clock generation circuit and clock generation method | |
| US20100213916A1 (en) | Frequency modulator and fm transmission circuit using the same | |
| ATE424656T1 (de) | Phasenregelschleife mit verbesserter linearität | |
| AU7566901A (en) | Linear dead-band-free digital phase detection | |
| TW200616342A (en) | Automatically calibrated frequency-synthesis apparatus | |
| WO2007061799A3 (en) | Phase lock loop rf modulator system | |
| BR0015159A (pt) | Circuito de malha travada por fase, sistema de comunicação, e, método para prevenir erros de dados em um sistema de comunicação | |
| AU2006251907B2 (en) | Intelligent low noise design | |
| WO2003009464A3 (en) | Linearised mixer using frequency retranslation | |
| WO2003088497A1 (en) | Quadrature phase control loop | |
| TW200640145A (en) | System and method for optimizing phase locked loop damping coefficient | |
| KR101007664B1 (ko) | 전하 펌프의 전류 정합 특성 개선 방법 | |
| DE502006001636D1 (de) | Pll- synthesizer mit verbesserter vco vorabstimmung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |