ATE437406T1 - Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung - Google Patents

Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung

Info

Publication number
ATE437406T1
ATE437406T1 AT05749413T AT05749413T ATE437406T1 AT E437406 T1 ATE437406 T1 AT E437406T1 AT 05749413 T AT05749413 T AT 05749413T AT 05749413 T AT05749413 T AT 05749413T AT E437406 T1 ATE437406 T1 AT E437406T1
Authority
AT
Austria
Prior art keywords
computer system
interrupt messages
queueing
device coupled
communications bus
Prior art date
Application number
AT05749413T
Other languages
English (en)
Inventor
Norman Davies
Darrell Hatfield
Frank Kattwinkel
Owen Wells
Original Assignee
Gen Electric
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gen Electric filed Critical Gen Electric
Application granted granted Critical
Publication of ATE437406T1 publication Critical patent/ATE437406T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)
AT05749413T 2004-06-22 2005-05-13 Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung ATE437406T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/710,140 US20050283554A1 (en) 2004-06-22 2004-06-22 Computer system and method for queuing interrupt messages in a device coupled to a parallel communication bus
PCT/US2005/016907 WO2006007099A1 (en) 2004-06-22 2005-05-13 Computer system and method for queuing interrupt messages in a device coupled to a parallel communication bus

Publications (1)

Publication Number Publication Date
ATE437406T1 true ATE437406T1 (de) 2009-08-15

Family

ID=34969701

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05749413T ATE437406T1 (de) 2004-06-22 2005-05-13 Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung

Country Status (7)

Country Link
US (1) US20050283554A1 (de)
EP (1) EP1761856B1 (de)
JP (1) JP2008503833A (de)
CN (1) CN1973272A (de)
AT (1) ATE437406T1 (de)
DE (1) DE602005015586D1 (de)
WO (1) WO2006007099A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7668998B2 (en) * 2008-01-08 2010-02-23 Parata Systems, Llc Methods, systems, and devices for providing an interrupt scheme in automated pharmaceutical dispensing machines without centralized arbitration
CN105259840A (zh) * 2015-11-02 2016-01-20 日立永济电气设备（西安）有限公司 两电路板并行通信系统和方法
CN105259839A (zh) * 2015-11-02 2016-01-20 日立永济电气设备（西安）有限公司 多电路板并行通信系统和方法
CN110412972B (zh) * 2019-06-12 2021-04-20 广汽丰田汽车有限公司 一种基于汽车的可变并行通讯控制方法、设备及介质

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4591977A (en) * 1983-03-23 1986-05-27 The United States Of America As Represented By The Secretary Of The Air Force Plurality of processors where access to the common memory requires only a single clock interval
JPS62243058A (ja) * 1986-04-15 1987-10-23 Fanuc Ltd マルチプロセツサシステムの割込制御方法
JPS63231668A (ja) * 1987-03-20 1988-09-27 Fujitsu Ltd 割込みキユ−制御方式
US5029074A (en) * 1987-06-29 1991-07-02 Digital Equipment Corporation Bus adapter unit for digital processing system
DE69032237T2 (de) * 1989-06-30 1998-08-13 At & T Corp Objektorientierte Softwaresystembauweise
EP0414651A1 (de) * 1989-08-14 1991-02-27 International Business Machines Corporation Prolog-Unterbrechungsverarbeitungssystem
CA2123447C (en) * 1993-09-20 1999-02-16 Richard L. Arndt Scalable system interrupt structure for a multiprocessing system
JPH07244649A (ja) * 1994-03-08 1995-09-19 Fujitsu Ltd 割込処理分散方式
US5872982A (en) * 1994-12-28 1999-02-16 Compaq Computer Corporation Reducing the elapsed time period between an interrupt acknowledge and an interrupt vector
US5689713A (en) * 1995-03-31 1997-11-18 Sun Microsystems, Inc. Method and apparatus for interrupt communication in a packet-switched computer system
JPH0981528A (ja) * 1995-09-11 1997-03-28 Nec Eng Ltd マルチプロセッサシステム、それに使用される割込制御装置、および割込制御方法
US5850555A (en) * 1995-12-19 1998-12-15 Advanced Micro Devices, Inc. System and method for validating interrupts before presentation to a CPU
JP3208332B2 (ja) * 1995-12-20 2001-09-10 インターナショナル・ビジネス・マシーンズ・コーポレーション 割込み装置
US5953535A (en) * 1997-03-28 1999-09-14 International Business Machines Corporation Using intelligent bus bridges with pico-code to service interrupts and improve interrupt response
US5956516A (en) * 1997-12-23 1999-09-21 Intel Corporation Mechanisms for converting interrupt request signals on address and data lines to interrupt message signals
US6094699A (en) * 1998-02-13 2000-07-25 Mylex Corporation Apparatus and method for coupling devices to a PCI-to-PCI bridge in an intelligent I/O controller
US6085278A (en) * 1998-06-02 2000-07-04 Adaptec, Inc. Communications interface adapter for a computer system including posting of system interrupt status
US6185652B1 (en) * 1998-11-03 2001-02-06 International Business Machin Es Corporation Interrupt mechanism on NorthBay
US6148361A (en) * 1998-12-17 2000-11-14 International Business Machines Corporation Interrupt architecture for a non-uniform memory access (NUMA) data processing system
US6493779B1 (en) * 1998-12-21 2002-12-10 International Business Machines Corporation Method and system for interrupt handling using device pipelined packet transfers
US6665761B1 (en) * 1999-07-28 2003-12-16 Unisys Corporation Method and apparatus for routing interrupts in a clustered multiprocessor system
US6502156B1 (en) * 1999-12-27 2002-12-31 Intel Corporation Controlling I/O devices independently of a host processor
TW501017B (en) * 2000-04-05 2002-09-01 Via Tech Inc Processing method, chip set and controller for supporting message signaled interrupt
US6629179B1 (en) * 2000-07-31 2003-09-30 Adaptec, Inc. Message signaled interrupt generating device and method
US20020087614A1 (en) * 2000-08-31 2002-07-04 Andrej Kocev Programmable tuning for flow control and support for CPU hot plug
TW499795B (en) * 2001-03-19 2002-08-21 Realtek Semiconductor Corp PCI extended function interface and the PCI device using the same
JP4122725B2 (ja) * 2001-04-19 2008-07-23 株式会社ジェイテクト リアルタイム制御システム
US6813665B2 (en) * 2001-09-21 2004-11-02 Intel Corporation Interrupt method, system and medium
US20030088723A1 (en) * 2001-11-08 2003-05-08 Mackey Richard P. System and method for processing interrupts
JP2004086615A (ja) * 2002-08-27 2004-03-18 Matsushita Electric Ind Co Ltd バス通信装置
US6789142B2 (en) * 2002-12-18 2004-09-07 Intel Corporation Method, system, and program for handling interrupt requests
US7013358B2 (en) * 2003-08-09 2006-03-14 Texas Instruments Incorporated System for signaling serialized interrupts using message signaled interrupts
US7003611B2 (en) * 2003-09-30 2006-02-21 International Business Machines Corporation Method and apparatus for handling interrupts using a set of interrupts servers associated with presentation controllers

Also Published As

Publication number Publication date
CN1973272A (zh) 2007-05-30
JP2008503833A (ja) 2008-02-07
US20050283554A1 (en) 2005-12-22
EP1761856A1 (de) 2007-03-14
EP1761856B1 (de) 2009-07-22
DE602005015586D1 (de) 2009-09-03
WO2006007099A1 (en) 2006-01-19

Similar Documents

Publication Publication Date Title
NO20044428L (no) Lassystem, lassystemanordning og fremgangsmate for konfigurering av et lassystem
ATE456891T1 (de) System und verfahren zum austausch von awareness- informationen in einer netzwerkumgebung
EP2415306A4 (de) Herstellung von langzeitkommunikationspausen für energieeffizienz
TW200636488A (en) Methods and apparatus for secure data processing and transmission
AU2003287964A1 (en) Methods, interface unit and nodes for using in parallel a communication network for real-time applications and non real-time applications
DE60235266D1 (de) Verfahren und vorrichtung zum speichern von teilnehmerdaten
ATE438893T1 (de) Verfahren und system zum verknüpfen von firmware- modulen in einer vorspeicherausführungsumgebung
MY146499A (en) Versatile secure and non-secure messaging
CN104243281A (zh) 基于移动互联网的语音通信方法
DE502007003954D1 (de) Gruppierung von teilnehmer-endgerät-zellzugangsinformationen in einem informationsblock einer systeminformation
ATE452491T1 (de) Verfahren und vorrichtung zum zugriff auf daten eines botschaftsspeichers eines kommunikationsbausteins
TW200629819A (en) System and method for processing RX packets in high speed network applications using an RX FIFO buffer
DE502005008758D1 (de) Botschaftsverwalter und verfahren zur steuerung dees kommunikationsbausteins
GB0613868D0 (en) Crytographic system and method for encrypting input data
AU2003259191A8 (en) Method, system, and program for memory based data transfer
GB2459805A (en) System and method for processing data and control messages in a communication system
ATE437406T1 (de) Computersystem und verfahren zum einreihen von interrupt-nachrichten in warteschlangen in einer an einen parallelen kommunikationsbus angekoppelten einrichtung
ATE421823T1 (de) Integrierte schaltung und verfahren zur paketvermittlungssteuerung
ATE421122T1 (de) Gerät-identifizierung
CN112995317A (zh) 区块链共识方法及区块链节点
TWI716599B (zh) 資料傳輸的方法及裝置
WO2007050755A3 (en) System and method for dynamic billing
MY152586A (en) Method and device for transmitting information over a complex network
ID30228A (id) Peralatan dan metode untuk pengirim blok data
TWI265409B (en) Method and structure of using one basic input/output system (BIOS) memory to start up a computer system

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification

Ref document number: 1761856

Country of ref document: EP