ATE472620T1 - Verfahren zur herstellung eines zerlegbaren substrats - Google Patents

Verfahren zur herstellung eines zerlegbaren substrats

Info

Publication number
ATE472620T1
ATE472620T1 AT05857330T AT05857330T ATE472620T1 AT E472620 T1 ATE472620 T1 AT E472620T1 AT 05857330 T AT05857330 T AT 05857330T AT 05857330 T AT05857330 T AT 05857330T AT E472620 T1 ATE472620 T1 AT E472620T1
Authority
AT
Austria
Prior art keywords
initial substrate
layer
substrate
producing
pattern
Prior art date
Application number
AT05857330T
Other languages
English (en)
Inventor
Aurelie Tauzin
Chrystelle Lagahe-Blanchard
Original Assignee
Commissariat Energie Atomique
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat Energie Atomique filed Critical Commissariat Energie Atomique
Application granted granted Critical
Publication of ATE472620T1 publication Critical patent/ATE472620T1/de

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/02—Heat treatment
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02—Epitaxial-layer growth
    • C30B25/04—Pattern deposit, e.g. by using masks
    • C—CHEMISTRY; METALLURGY
    • C30—CRYSTAL GROWTH
    • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/26—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition
    • H10P14/263—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using liquid deposition using melted materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/271—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials characterised by the preparation of substrate for selective deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/27—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using selective deposition, e.g. simultaneous growth of monocrystalline and non-monocrystalline semiconductor materials
    • H10P14/276—Lateral overgrowth
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/24—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement by concurrent transfer of multiple parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/061—Manufacture or treatment using SOI processes together with lateral isolation, e.g. combinations of SOI and shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Chemical & Material Sciences (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Physics & Mathematics (AREA)
  • Thermal Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
AT05857330T 2004-11-29 2005-11-25 Verfahren zur herstellung eines zerlegbaren substrats ATE472620T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0452796A FR2878535B1 (fr) 2004-11-29 2004-11-29 Procede de realisation d'un substrat demontable
PCT/FR2005/050994 WO2006090034A1 (fr) 2004-11-29 2005-11-25 Procede de realisation d'un substrat demontable

Publications (1)

Publication Number Publication Date
ATE472620T1 true ATE472620T1 (de) 2010-07-15

Family

ID=34952388

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05857330T ATE472620T1 (de) 2004-11-29 2005-11-25 Verfahren zur herstellung eines zerlegbaren substrats

Country Status (7)

Country Link
US (1) US7927980B2 (de)
EP (1) EP1817445B1 (de)
JP (1) JP5097552B2 (de)
AT (1) ATE472620T1 (de)
DE (1) DE602005022101D1 (de)
FR (1) FR2878535B1 (de)
WO (1) WO2006090034A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8304805B2 (en) * 2009-01-09 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor diodes fabricated by aspect ratio trapping with coalesced films
US8507322B2 (en) * 2010-06-24 2013-08-13 Akihiro Chida Semiconductor substrate and method for manufacturing semiconductor device
FR2993095B1 (fr) * 2012-07-03 2014-08-08 Commissariat Energie Atomique Detachement d’une couche autoportee de silicium <100>
US9481566B2 (en) 2012-07-31 2016-11-01 Soitec Methods of forming semiconductor structures including MEMS devices and integrated circuits on opposing sides of substrates, and related structures and devices
FR3000293B1 (fr) * 2012-12-21 2015-02-20 Commissariat Energie Atomique Procede de recyclage d’un support de substrat
FR3001331A1 (fr) * 2013-01-24 2014-07-25 Centre Nat Rech Scient Procede de fabrication d'une couche a base de nitrure d'element iii par decollement spontane
US9831273B2 (en) * 2013-12-23 2017-11-28 University Of Houston System Flexible single-crystalline semiconductor device and fabrication methods thereof
US12191192B2 (en) 2015-09-18 2025-01-07 Bing Hu Method of forming engineered wafers
CN106548972B (zh) * 2015-09-18 2019-02-26 胡兵 一种将半导体衬底主体与其上功能层进行分离的方法
US11152251B2 (en) * 2017-07-31 2021-10-19 Taiwan Semiconductor Manufacturing Co., Ltd. Method for manufacturing semiconductor device having via formed by ion beam
FR3073082B1 (fr) 2017-10-31 2019-10-11 Soitec Procede de fabrication d'un film sur un support presentant une surface non plane
US11414782B2 (en) 2019-01-13 2022-08-16 Bing Hu Method of separating a film from a main body of a crystalline object
EP4453997A1 (de) * 2021-12-24 2024-10-30 Commissariat à l'Energie Atomique et aux Energies Alternatives Verfahren zur herstellung zerlegbarer substrate

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6016420A (ja) * 1983-07-08 1985-01-28 Mitsubishi Electric Corp 選択的エピタキシヤル成長方法
FR2714524B1 (fr) * 1993-12-23 1996-01-26 Commissariat Energie Atomique Procede de realisation d'une structure en relief sur un support en materiau semiconducteur
KR100232886B1 (ko) * 1996-11-23 1999-12-01 김영환 Soi 웨이퍼 제조방법
US6291326B1 (en) * 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6271101B1 (en) * 1998-07-29 2001-08-07 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
CA2246084A1 (en) * 1998-08-28 2000-02-28 Todd William Simpson Method of patterning semiconductor materials and other brittle materials
JP3274674B2 (ja) * 2000-05-16 2002-04-15 士郎 酒井 窒化ガリウム系化合物半導体の製造方法
JP3546023B2 (ja) * 2001-03-23 2004-07-21 三菱電線工業株式会社 結晶成長用基板の製造方法、およびＧａＮ系結晶の製造方法
FR2830983B1 (fr) * 2001-10-11 2004-05-14 Commissariat Energie Atomique Procede de fabrication de couches minces contenant des microcomposants
FR2840452B1 (fr) * 2002-05-28 2005-10-14 Lumilog Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat

Also Published As

Publication number Publication date
EP1817445B1 (de) 2010-06-30
WO2006090034A1 (fr) 2006-08-31
FR2878535A1 (fr) 2006-06-02
EP1817445A1 (de) 2007-08-15
US20090149005A1 (en) 2009-06-11
JP2008522398A (ja) 2008-06-26
JP5097552B2 (ja) 2012-12-12
DE602005022101D1 (de) 2010-08-12
FR2878535B1 (fr) 2007-01-05
US7927980B2 (en) 2011-04-19

Similar Documents

Publication Publication Date Title
ATE472620T1 (de) Verfahren zur herstellung eines zerlegbaren substrats
ATE502394T1 (de) Verfahren zur herstellung von abtrennbaren substraten
DE602005025138D1 (de) Verfahren zur herstellung einer mikronadel oder eines mikroimplantats
DE602006010307D1 (de) Verfahren zur Herstellung eines Stempel für Mikro/Nano Imprint-Lithographie
ATE424311T1 (de) Sicherheitselement und verfahren zu seiner herstellung
ATE484398T1 (de) Sicherheitselement und verfahren zu seiner herstellung
WO2005062908A3 (en) Methods of making a pattern of optical element shapes on a roll for use in making optical elements on or in substrates
ATE511343T1 (de) Verfahren zum herstellen eines formbauteils mit einer integrierten leiterbahn und formbauteil
ATE408524T1 (de) Verfahren zur herstellung eines mehrschichtkörpers sowie mehrschichtkörper
DE50305687D1 (de) Verfahren zur herstellung von polymerschichten
ATE410529T1 (de) Verfahren zum herstellen eines beschichteten substrats
ATE557069T1 (de) Verfahren zur beschichtung von metallischen oberflächen mit einer zusammensetzung reich an polymer
ATE517957T1 (de) Verfahren zur herstellung eines silikonschichtverbunds
ATE394353T1 (de) Verfahren zur herstellung von schichten und schichtsystemen sowie beschichtetes substrat
ATE193856T1 (de) Vorrichtung und verfahren zur behandlung von oberflächen
DE60009771D1 (de) Verfahren zur Oberflächenbehandlung, Verfahren zur Herstellung eines Tintenstrahl-Aufzeichnungsmaterials sowie durch dieses Verfahren hergestelltes Material
DE60333712D1 (de) Verfahren zur Herstellung eines Substrats durch den Transfer eines Geber-Wafers mit Fremdatomen, und ein entsprechender Geber-Wafer
ATE337381T1 (de) Verfahren zur herstellung von folienstrukturen
ATE546296T1 (de) Verfahren zur herstellung eines sicherheits- oder wertdokuments
ATE553746T1 (de) Verfahren zur herstellung eines dünnen films, thermolabile wirkstoffe enthaltend
TW200505617A (en) Method and apparatus for removing an edge region of a layer applied to a substrate and for coating a substrate and a substrate
DE502007004799D1 (de) Verfahren zur herstellung eines pleuels
ATE391745T1 (de) Verfahren zur modifizierung einer polymeroberfläche
DE59708015D1 (de) Verfahren zur herstellung eines stoffverbunds
EP4456115A4 (de) Haftmittelzusammensetzung, laminat, verfahren zur herstellung des laminats und verfahren zur herstellung eines verarbeiteten substrats

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties