ATE476670T1 - Timing-generator und halbleiterprüfvorrichtung - Google Patents
Timing-generator und halbleiterprüfvorrichtungInfo
- Publication number
- ATE476670T1 ATE476670T1 AT05737368T AT05737368T ATE476670T1 AT E476670 T1 ATE476670 T1 AT E476670T1 AT 05737368 T AT05737368 T AT 05737368T AT 05737368 T AT05737368 T AT 05737368T AT E476670 T1 ATE476670 T1 AT E476670T1
- Authority
- AT
- Austria
- Prior art keywords
- clock signal
- circuit
- timing
- timing generator
- delaying
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 230000003111 delayed effect Effects 0.000 abstract 1
- 230000001419 dependent effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31708—Analysis of signal quality
- G01R31/31709—Jitter measurements; Jitter generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31922—Timing generation or clock distribution
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Fire-Detection Mechanisms (AREA)
- Emergency Protection Circuit Devices (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004141547 | 2004-05-11 | ||
| PCT/JP2005/008347 WO2005109019A1 (ja) | 2004-05-11 | 2005-05-06 | タイミング発生器及び半導体試験装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE476670T1 true ATE476670T1 (de) | 2010-08-15 |
Family
ID=35320341
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT05737368T ATE476670T1 (de) | 2004-05-11 | 2005-05-06 | Timing-generator und halbleiterprüfvorrichtung |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7240269B2 (de) |
| EP (1) | EP1746428B1 (de) |
| JP (1) | JP4874096B2 (de) |
| CN (1) | CN100554987C (de) |
| AT (1) | ATE476670T1 (de) |
| DE (1) | DE602005022697D1 (de) |
| TW (1) | TWI377791B (de) |
| WO (1) | WO2005109019A1 (de) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7548105B2 (en) * | 2005-06-10 | 2009-06-16 | Integrated Device Technology, Inc | Method and apparatus for source synchronous testing |
| DE112007001981T5 (de) * | 2006-08-24 | 2009-07-23 | Advantest Corp. | Variable Verzögerungsschaltung, Taktgeber und Halbleitertestgerät |
| KR100837814B1 (ko) * | 2006-12-22 | 2008-06-13 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 데이터 출력 회로 |
| WO2008133238A1 (ja) * | 2007-04-24 | 2008-11-06 | Advantest Corporation | 試験装置および試験方法 |
| US20090158100A1 (en) * | 2007-12-13 | 2009-06-18 | Advantest Corporation | Jitter applying circuit and test apparatus |
| JP2010028450A (ja) * | 2008-07-18 | 2010-02-04 | Nikon Corp | データ転送装置および電子カメラ |
| TWI381175B (zh) * | 2008-10-15 | 2013-01-01 | Inventec Corp | 電子元件之測量方法及其測量裝置 |
| US8150648B2 (en) * | 2008-12-26 | 2012-04-03 | Advantest Corporation | Timing generator |
| KR102278648B1 (ko) * | 2020-02-13 | 2021-07-16 | 포스필 주식회사 | 피시험 디바이스를 테스트하기 위한 방법 및 장치 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2810713B2 (ja) * | 1989-09-01 | 1998-10-15 | 株式会社アドバンテスト | タイミング発生装置 |
| JPH0590912A (ja) * | 1991-09-25 | 1993-04-09 | Nec Corp | セツトアツプおよびホールド時間補正装置 |
| JPH0587878A (ja) * | 1991-09-30 | 1993-04-06 | Yokogawa Electric Corp | データ取込み回路 |
| US6469493B1 (en) * | 1995-08-01 | 2002-10-22 | Teradyne, Inc. | Low cost CMOS tester with edge rate compensation |
| US5652530A (en) * | 1995-09-29 | 1997-07-29 | Intel Corporation | Method and apparatus for reducing clock-data skew by clock shifting |
| US5771372A (en) * | 1995-10-03 | 1998-06-23 | International Business Machines Corp. | Apparatus for delaying the output of data onto a system bus |
| US6263463B1 (en) * | 1996-05-10 | 2001-07-17 | Advantest Corporation | Timing adjustment circuit for semiconductor test system |
| JP3437407B2 (ja) * | 1997-05-21 | 2003-08-18 | 株式会社アドバンテスト | 半導体試験装置用タイミング発生器 |
| JPH11125660A (ja) * | 1997-08-18 | 1999-05-11 | Advantest Corp | 半導体試験装置用タイミング発生器 |
| JP2001133525A (ja) * | 1999-11-05 | 2001-05-18 | Hitachi Electronics Eng Co Ltd | Icテスタのタイミングパルス発生回路およびicテスタ |
| AU2001275503A1 (en) * | 2000-05-31 | 2001-12-11 | Broadcom Corporation | Multiprotocol computer bus interface adapter and method |
| US6651205B2 (en) * | 2001-02-02 | 2003-11-18 | Advantest Corp. | Test pattern conversion apparatus and conversion method |
| JP3542574B2 (ja) * | 2001-08-28 | 2004-07-14 | Necマイクロシステム株式会社 | システムクロック同期化回路 |
| US7069458B1 (en) * | 2002-08-16 | 2006-06-27 | Cypress Semiconductor Corp. | Parallel data interface and method for high-speed timing adjustment |
| US7107477B1 (en) * | 2003-01-31 | 2006-09-12 | Altera Corporation | Programmable logic devices with skewed clocking signals |
-
2005
- 2005-05-06 JP JP2006512997A patent/JP4874096B2/ja not_active Expired - Fee Related
- 2005-05-06 EP EP05737368A patent/EP1746428B1/de not_active Expired - Lifetime
- 2005-05-06 CN CNB2005800150154A patent/CN100554987C/zh not_active Expired - Fee Related
- 2005-05-06 AT AT05737368T patent/ATE476670T1/de not_active IP Right Cessation
- 2005-05-06 WO PCT/JP2005/008347 patent/WO2005109019A1/ja not_active Ceased
- 2005-05-06 DE DE602005022697T patent/DE602005022697D1/de not_active Expired - Lifetime
- 2005-05-09 TW TW094114861A patent/TWI377791B/zh not_active IP Right Cessation
- 2005-05-10 US US11/126,038 patent/US7240269B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1746428B1 (de) | 2010-08-04 |
| TWI377791B (en) | 2012-11-21 |
| EP1746428A1 (de) | 2007-01-24 |
| EP1746428A4 (de) | 2009-07-01 |
| US7240269B2 (en) | 2007-07-03 |
| JPWO2005109019A1 (ja) | 2008-03-21 |
| DE602005022697D1 (de) | 2010-09-16 |
| US20050273684A1 (en) | 2005-12-08 |
| TW200537809A (en) | 2005-11-16 |
| JP4874096B2 (ja) | 2012-02-08 |
| CN1950710A (zh) | 2007-04-18 |
| WO2005109019A1 (ja) | 2005-11-17 |
| CN100554987C (zh) | 2009-10-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10615810B2 (en) | Integrated circuit comprising circuitry to determine settings for an injection-locked oscillator | |
| WO2003036796A1 (fr) | Circuit en boucle a phase asservie, circuit en boucle a retard de phase, generateur de synchronisation, instrument d'essai a semi-conducteurs et circuit integre a semi-conducteurs | |
| US8686764B2 (en) | Edge selection techniques for correcting clock duty cycle | |
| MY125421A (en) | Low jitter phase-locked loop with duty-cycle control | |
| DE602005023850D1 (de) | Testeinrichtung und testverfahren | |
| EP1672800A3 (de) | Jittergenerator | |
| US8242822B2 (en) | Delay locked loop | |
| DE60139777D1 (de) | Verfahren und vorrichtung zum verstellen der phase einer eingangs-/ausgangsschaltung | |
| ATE476670T1 (de) | Timing-generator und halbleiterprüfvorrichtung | |
| TW200701650A (en) | Clock generating circuit and clock generating method | |
| WO2005027346A3 (en) | Configuring and selecting a duty cycle for an output driver | |
| Chen et al. | A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme | |
| US6205191B1 (en) | Method and apparatus for synchronizing a control signal | |
| TW200729209A (en) | Semiconductor memory chip with on-die termination function | |
| KR101022669B1 (ko) | 지연고정루프회로 | |
| ATE443268T1 (de) | Prüfung einer schaltung mit asynchronem zeitgeber | |
| KR100321732B1 (ko) | 디지털 링 동기식 미러 딜레이를 이용한 지연고정루프 | |
| KR19980065071U (ko) | 집적 회로가 오류로 검사 모드 동작으로 들어가는 것을방지하는 장치 | |
| KR100612128B1 (ko) | 반도체 메모리 장치내의 클럭 주파수 선택방법 및 이를이용한 클럭 주파수 선택기 | |
| JP2008136031A (ja) | 半導体集積回路装置 | |
| TW200715716A (en) | DLL circuit having two input standard clocks, clock signal generation circuit having the DLL circuit and clock signal generation method | |
| DK1361660T3 (da) | Elektronisk strömkreds med mindst en indgang til udvælgelse af en tilstand af den elektroniske strömkreds | |
| KR101499323B1 (ko) | 지연 셀을 사용하지 않는 시간-디지털 변환기 및 이를 포함하는 위상 고정 루프 | |
| KR100728556B1 (ko) | 반도체 메모리 장치의 데이터 출력 회로 | |
| ATE421801T1 (de) | Phasenregelschleife zur verriegelung der frequenz in adsl-anwendungen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |