ATE490600T1 - Verfahren und vorrichtungen zur programmierung von anti-sicherungen - Google Patents

Verfahren und vorrichtungen zur programmierung von anti-sicherungen

Info

Publication number
ATE490600T1
ATE490600T1 AT08730109T AT08730109T ATE490600T1 AT E490600 T1 ATE490600 T1 AT E490600T1 AT 08730109 T AT08730109 T AT 08730109T AT 08730109 T AT08730109 T AT 08730109T AT E490600 T1 ATE490600 T1 AT E490600T1
Authority
AT
Austria
Prior art keywords
electrode
fuse
shunt transistor
coupled
fuses
Prior art date
Application number
AT08730109T
Other languages
English (en)
Inventor
Geoffrey W Perkins
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Application granted granted Critical
Publication of ATE490600T1 publication Critical patent/ATE490600T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17768—Structural details of configuration resources for security
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Read Only Memory (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Fuses (AREA)
AT08730109T 2007-03-28 2008-02-19 Verfahren und vorrichtungen zur programmierung von anti-sicherungen ATE490600T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/692,332 US7486535B2 (en) 2007-03-28 2007-03-28 Method and device for programming anti-fuses
PCT/US2008/054240 WO2008118561A1 (en) 2007-03-28 2008-02-19 Method and device for programming anti-fuses

Publications (1)

Publication Number Publication Date
ATE490600T1 true ATE490600T1 (de) 2010-12-15

Family

ID=39788882

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08730109T ATE490600T1 (de) 2007-03-28 2008-02-19 Verfahren und vorrichtungen zur programmierung von anti-sicherungen

Country Status (6)

Country Link
US (1) US7486535B2 (de)
EP (1) EP2132874B1 (de)
KR (1) KR101497998B1 (de)
AT (1) ATE490600T1 (de)
DE (1) DE602008003776D1 (de)
WO (1) WO2008118561A1 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100855983B1 (ko) * 2007-02-27 2008-09-02 삼성전자주식회사 수직하게 적층된 캐패시터층들을 구비한 반도체 소자의캐패시턴스 트리밍회로
KR101811303B1 (ko) 2011-07-26 2017-12-26 에스케이하이닉스 주식회사 반도체 집적회로 및 그의 구동 방법
CN103730163B (zh) * 2013-12-27 2017-02-15 深圳市国微电子有限公司 一种可编程存储系统
USRE48570E1 (en) * 2014-10-17 2021-05-25 Lattice Semiconductor Corporation Memory circuit having non-volatile memory cell and methods of using
US9672935B2 (en) * 2014-10-17 2017-06-06 Lattice Semiconductor Corporation Memory circuit having non-volatile memory cell and methods of using
CN107615391A (zh) 2015-04-12 2018-01-19 Neo半导体公司 Cmos反熔丝单元
US10559357B1 (en) 2018-08-06 2020-02-11 Lattice Semiconductor Corporation Memory circuit having non-volatile memory cell and methods of using

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4758745B1 (en) * 1986-09-19 1994-11-15 Actel Corp User programmable integrated circuit interconnect architecture and test method
US5194759A (en) * 1990-05-18 1993-03-16 Actel Corporation Methods for preventing disturbance of antifuses during programming
US5257222A (en) 1992-01-14 1993-10-26 Micron Technology, Inc. Antifuse programming by transistor snap-back
US5341043A (en) * 1992-09-30 1994-08-23 Actel Corporation Series linear antifuse array
US5424655A (en) * 1994-05-20 1995-06-13 Quicklogic Corporation Programmable application specific integrated circuit employing antifuses and methods therefor
US5841723A (en) 1996-05-28 1998-11-24 Micron Technology, Inc. Method and apparatus for programming anti-fuses using an isolated well programming circuit
US5734617A (en) 1996-08-01 1998-03-31 Micron Technology Corporation Shared pull-up and selection circuitry for programmable cells such as antifuse cells
JP2000123592A (ja) * 1998-10-19 2000-04-28 Mitsubishi Electric Corp 半導体装置
US6288964B1 (en) 1999-07-23 2001-09-11 Micron Technology, Inc. Method to electrically program antifuses
US6630724B1 (en) 2000-08-31 2003-10-07 Micron Technology, Inc. Gate dielectric antifuse circuits and methods for operating same
US6351425B1 (en) 2000-12-07 2002-02-26 Micron Technology, Inc. Method and circuit for high voltage programming of antifuses, and memory device and computer system using same
KR100470168B1 (ko) 2002-05-27 2005-02-07 주식회사 하이닉스반도체 안티퓨즈 회로
US6751150B2 (en) * 2002-08-29 2004-06-15 Micron Technology, Inc. Circuits and method to protect a gate dielectric antifuse
US7224630B2 (en) 2005-06-24 2007-05-29 Freescale Semiconductor, Inc. Antifuse circuit
US7253496B2 (en) * 2005-06-28 2007-08-07 Cypress Semiconductor Corporation Antifuse circuit with current regulator for controlling programming current

Also Published As

Publication number Publication date
US20080237788A1 (en) 2008-10-02
DE602008003776D1 (de) 2011-01-13
EP2132874A1 (de) 2009-12-16
EP2132874B1 (de) 2010-12-01
EP2132874A4 (de) 2010-04-28
WO2008118561A1 (en) 2008-10-02
KR20100014560A (ko) 2010-02-10
KR101497998B1 (ko) 2015-03-03
US7486535B2 (en) 2009-02-03

Similar Documents

Publication Publication Date Title
ATE490600T1 (de) Verfahren und vorrichtungen zur programmierung von anti-sicherungen
WO2012058324A3 (en) Resistance change memory cell circuits and methods
DE502006005782D1 (de) Wechselrichter
ATE514186T1 (de) Integrierter schaltkreis mit mosfet- sicherungselement
TW200603167A (en) Semiconductor integrated circuit device with otp memory and programming method for otp memory
ATE403933T1 (de) Effiziente verifikation für die grob/fein- programmierung von nichtflüchtigem speicher
JP2012074125A5 (ja) 半導体装置の駆動方法、及び半導体装置
TW200713289A (en) One time programmable memory and method of operation
DE602005017584D1 (de) Ladungspaket-zählung zur grob/fein-programmierung von nichtflüchtigem speicher
JP2012257197A5 (ja) 半導体装置
DE602006011451D1 (de) Verfahren und Vorrichtung zum elektrischen Programmieren von Halbleiterspeicherzellen
TW200607378A (en) Electronic circuit, electro-optical device, electronic device and electronic apparatus
JP2013009285A5 (de)
ATE532132T1 (de) Steuergerät für ein fahrzeug und verfahren für eine datenaktualisierung für ein steuergerät für ein fahrzeug
JP2011166133A5 (de)
TW200802384A (en) Method of programming and erasing a P-channel BE-SONOS nand flash memory
FR2976712B1 (fr) Element de memoire non-volatile
DE602007003100D1 (de) Vorrichtung und verfahren zum ausnutzen von rückwärts-kurzkanaleffekten in transistoranordnungen
TW200620296A (en) Semiconductor nonvolatile memory device
JP2013257545A5 (ja) 表示装置
JP2016105343A5 (de)
JP2013527698A5 (de)
EP3903333C0 (de) Stromschutzschalter für hochspannungsgleichstrom mit kapazitiver pufferschaltung und steuerungsverfahren
JPWO2020031016A5 (ja) アンプ回路
ATE542626T1 (de) Verfahren und vorrichtung zur bestimmung von variablen für eine elektrische schweissungsschaltung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties