ATE508412T1 - Kohärenzsteuerungsvorrichtung für eine mehrprozessorvorrichtung, modul und multimodularchitektur-mehrprozessorvorrichtung mit einer derartigen steuervorrichtung - Google Patents

Kohärenzsteuerungsvorrichtung für eine mehrprozessorvorrichtung, modul und multimodularchitektur-mehrprozessorvorrichtung mit einer derartigen steuervorrichtung

Info

Publication number
ATE508412T1
ATE508412T1 AT02290336T AT02290336T ATE508412T1 AT E508412 T1 ATE508412 T1 AT E508412T1 AT 02290336 T AT02290336 T AT 02290336T AT 02290336 T AT02290336 T AT 02290336T AT E508412 T1 ATE508412 T1 AT E508412T1
Authority
AT
Austria
Prior art keywords
module
coherence
control device
cache
modules
Prior art date
Application number
AT02290336T
Other languages
English (en)
Inventor
Sylvie Lesmanne
Christian Bernard
Pamphile Koumou
Original Assignee
Bull Sas
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull Sas filed Critical Bull Sas
Application granted granted Critical
Publication of ATE508412T1 publication Critical patent/ATE508412T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/082—Associative directories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0813—Multiuser, multiprocessor or multiprocessing cache systems with a network or matrix configuration
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0826—Limited pointers directories; State-only directories without pointers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Exchange Systems With Centralized Control (AREA)
AT02290336T 2001-02-15 2002-02-12 Kohärenzsteuerungsvorrichtung für eine mehrprozessorvorrichtung, modul und multimodularchitektur-mehrprozessorvorrichtung mit einer derartigen steuervorrichtung ATE508412T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0102089A FR2820850B1 (fr) 2001-02-15 2001-02-15 Controleur de coherence pour ensemble multiprocesseur, module et ensemble multiprocesseur a architecture multimodule integrant un tel controleur

Publications (1)

Publication Number Publication Date
ATE508412T1 true ATE508412T1 (de) 2011-05-15

Family

ID=8860073

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02290336T ATE508412T1 (de) 2001-02-15 2002-02-12 Kohärenzsteuerungsvorrichtung für eine mehrprozessorvorrichtung, modul und multimodularchitektur-mehrprozessorvorrichtung mit einer derartigen steuervorrichtung

Country Status (6)

Country Link
US (1) US7017011B2 (de)
EP (1) EP1233342B1 (de)
JP (1) JP2002304328A (de)
AT (1) ATE508412T1 (de)
DE (1) DE60239906D1 (de)
FR (1) FR2820850B1 (de)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7996843B2 (en) 1999-08-25 2011-08-09 Qnx Software Systems Gmbh & Co. Kg Symmetric multi-processor system
US6842827B2 (en) 2002-01-02 2005-01-11 Intel Corporation Cache coherency arrangement to enhance inbound bandwidth
US8185602B2 (en) 2002-11-05 2012-05-22 Newisys, Inc. Transaction processing using multiple protocol engines in systems having multiple multi-processor clusters
US7107410B2 (en) * 2003-01-07 2006-09-12 Hewlett-Packard Development Company, L.P. Exclusive status tags
JP4507563B2 (ja) * 2003-11-10 2010-07-21 株式会社日立製作所 マルチプロセッサシステム
US7533385B1 (en) * 2004-07-07 2009-05-12 Sprint Communications Company Lp Virtualization and server imaging system for allocation of computer hardware and software
US8683139B2 (en) 2006-10-31 2014-03-25 Hewlett-Packard Development Company, L.P. Cache and method for cache bypass functionality
US20080104333A1 (en) * 2006-10-31 2008-05-01 Veazey Judson E Tracking of higher-level cache contents in a lower-level cache
US7827391B2 (en) * 2007-06-26 2010-11-02 International Business Machines Corporation Method and apparatus for single-stepping coherence events in a multiprocessor system under software control
US7827357B2 (en) * 2007-07-31 2010-11-02 Intel Corporation Providing an inclusive shared cache among multiple core-cache clusters
FR2927437B1 (fr) * 2008-02-07 2013-08-23 Bull Sas Systeme informatique multiprocesseur
US20100332762A1 (en) * 2009-06-30 2010-12-30 Moga Adrian C Directory cache allocation based on snoop response information
JP2013501293A (ja) * 2009-08-04 2013-01-10 アクサナ・（イスラエル）・リミテッド 遠隔データミラーリングシステムにおけるデータギャップ管理
WO2011023134A1 (en) * 2009-08-28 2011-03-03 Beijing Innovation Works Technology Company Limited Method and system for managing distributed storage system through virtual file system
US8291175B2 (en) * 2009-10-16 2012-10-16 Oracle America, Inc. Processor-bus attached flash main-memory module
US8392665B2 (en) 2010-09-25 2013-03-05 Intel Corporation Allocation and write policy for a glueless area-efficient directory cache for hotly contested cache lines
US8935485B2 (en) * 2011-08-08 2015-01-13 Arm Limited Snoop filter and non-inclusive shared cache memory
US8825863B2 (en) * 2011-09-20 2014-09-02 International Business Machines Corporation Virtual machine placement within a server farm
US9335928B2 (en) * 2011-10-01 2016-05-10 International Business Machines Corporation Using unused portion of the storage space of physical storage devices configured as a RAID
US9836340B2 (en) * 2011-10-03 2017-12-05 International Business Machines Corporation Safe management of data storage using a volume manager
US9817733B2 (en) * 2011-10-05 2017-11-14 International Business Machines Corporation Resource recovery for checkpoint-based high-availability in a virtualized environment
JP5549694B2 (ja) * 2012-02-23 2014-07-16 日本電気株式会社 超並列計算機、同期方法、同期プログラム
JP5929420B2 (ja) 2012-03-29 2016-06-08 富士通株式会社 演算処理装置、演算処理装置の制御方法及び情報処理装置
US9773531B2 (en) * 2012-06-08 2017-09-26 Hewlett Packard Enterprise Development Lp Accessing memory
US10037271B1 (en) * 2012-06-27 2018-07-31 Teradata Us, Inc. Data-temperature-based control of buffer cache memory in a database system
US11037625B2 (en) 2012-11-20 2021-06-15 Thstyme Bermuda Limited Solid state drive architectures
MX364783B (es) * 2012-11-20 2019-05-07 Thstyme Bermuda Ltd Estructuras de unidades de estado sólido.
US9547454B2 (en) * 2013-01-15 2017-01-17 International Business Machines Corporation Selecting first data sets in a first storage group to swap with second data sets in a second storage group
US9778884B2 (en) * 2013-03-13 2017-10-03 Hewlett Packard Enterprise Development Lp Virtual storage pool
US9201662B2 (en) * 2013-03-29 2015-12-01 Dell Products, Lp System and method for pre-operating system memory map management to minimize operating system failures
US20140297953A1 (en) * 2013-03-31 2014-10-02 Microsoft Corporation Removable Storage Device Identity and Configuration Information
US9836413B2 (en) * 2013-04-03 2017-12-05 International Business Machines Corporation Maintaining cache consistency in a cache for cache eviction policies supporting dependencies
US9824020B2 (en) * 2013-12-30 2017-11-21 Unisys Corporation Systems and methods for memory management in a dynamic translation computer system
US10031863B2 (en) * 2014-01-30 2018-07-24 Hewlett Packard Enterprise Development Lp Access controlled memory region
US11073986B2 (en) * 2014-01-30 2021-07-27 Hewlett Packard Enterprise Development Lp Memory data versioning
TWI552162B (zh) * 2014-07-31 2016-10-01 Zhi-Cheng Xiao Low power memory
US9767024B2 (en) * 2014-12-18 2017-09-19 Intel Corporation Cache closure and persistent snapshot in dynamic code generating system software
US9824026B2 (en) * 2014-12-23 2017-11-21 Intel Corporation Apparatus and method for managing a virtual graphics processor unit (VGPU)
US9875037B2 (en) * 2015-06-18 2018-01-23 International Business Machines Corporation Implementing multiple raid level configurations in a data storage device
KR102485999B1 (ko) * 2015-07-01 2023-01-06 삼성전자주식회사 마스터-사이드 필터를 포함하는 캐시 코히런트 시스템과 이를 포함하는 데이터 처리 시스템
US9760290B2 (en) * 2015-09-25 2017-09-12 International Business Machines Corporation Smart volume manager for storage space usage optimization
US9946512B2 (en) * 2015-09-25 2018-04-17 International Business Machines Corporation Adaptive radix external in-place radix sort
US9921757B1 (en) * 2016-03-31 2018-03-20 EMC IP Holding Company LLC Using an FPGA for integration with low-latency, non-volatile memory
US10296460B2 (en) * 2016-06-29 2019-05-21 Oracle International Corporation Prefetch bandwidth throttling by dynamically adjusting miss buffer prefetch-dropping thresholds
US10031834B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10402337B2 (en) 2017-08-03 2019-09-03 Micron Technology, Inc. Cache filter
US10459824B2 (en) * 2017-09-18 2019-10-29 Microsoft Technology Licensing, Llc Cache-based trace recording using cache coherence protocol data
US11907091B2 (en) 2018-02-16 2024-02-20 Microsoft Technology Licensing, Llc Trace recording by logging influxes to an upper-layer shared cache, plus cache coherence protocol transitions among lower-layer caches
US11093405B1 (en) * 2019-05-29 2021-08-17 Marvell Asia Pte, Ltd. Shared mid-level data cache
US11928472B2 (en) 2020-09-26 2024-03-12 Intel Corporation Branch prefetch mechanisms for mitigating frontend branch resteers
US12182317B2 (en) 2021-02-13 2024-12-31 Intel Corporation Region-based deterministic memory safety
US12504891B2 (en) 2021-06-24 2025-12-23 Intel Corporation Zero-redundancy tag storage for bucketed allocators
US12235791B2 (en) 2021-08-23 2025-02-25 Intel Corporation Loop driven region based frontend translation control for performant and secure data-space guided micro-sequencing
US12619435B2 (en) 2022-09-27 2026-05-05 Intel Corporation Virtual idle loops

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5710907A (en) * 1995-12-22 1998-01-20 Sun Microsystems, Inc. Hybrid NUMA COMA caching system and methods for selecting between the caching modes
US5897664A (en) * 1996-07-01 1999-04-27 Sun Microsystems, Inc. Multiprocessor system having mapping table in each node to map global physical addresses to local physical addresses of page copies
US5892970A (en) * 1996-07-01 1999-04-06 Sun Microsystems, Inc. Multiprocessing system configured to perform efficient block copy operations
US5900015A (en) * 1996-08-09 1999-05-04 International Business Machines Corporation System and method for maintaining cache coherency using path directories
US6088769A (en) * 1996-10-01 2000-07-11 International Business Machines Corporation Multiprocessor cache coherence directed by combined local and global tables
FR2763714B1 (fr) 1997-05-26 1999-07-02 Bull Sa Compteurs de remplacement pour machine avec memoire a acces non uniforme
US6055610A (en) * 1997-08-25 2000-04-25 Hewlett-Packard Company Distributed memory multiprocessor computer system with directory based cache coherency with ambiguous mapping of cached data to main-memory locations
US6085295A (en) * 1997-10-20 2000-07-04 International Business Machines Corporation Method of maintaining data coherency in a computer system having a plurality of interconnected nodes
US6631448B2 (en) * 1998-03-12 2003-10-07 Fujitsu Limited Cache coherence unit for interconnecting multiprocessor nodes having pipelined snoopy protocol
US6560681B1 (en) * 1998-05-08 2003-05-06 Fujitsu Limited Split sparse directory for a distributed shared memory multiprocessor system
US6826651B2 (en) * 1998-05-29 2004-11-30 International Business Machines Corporation State-based allocation and replacement for improved hit ratio in directory caches
US6295598B1 (en) * 1998-06-30 2001-09-25 Src Computers, Inc. Split directory-based cache coherency technique for a multi-processor computer system
US6374331B1 (en) * 1998-12-30 2002-04-16 Hewlett-Packard Company Distributed directory cache coherence multi-processor computer architecture
US6338123B2 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Complete and concise remote (CCR) directory
US6901485B2 (en) * 2001-06-21 2005-05-31 International Business Machines Corporation Memory directory management in a multi-node computer system
US6615322B2 (en) * 2001-06-21 2003-09-02 International Business Machines Corporation Two-stage request protocol for accessing remote memory data in a NUMA data processing system
US6792512B2 (en) * 2002-08-06 2004-09-14 International Business Machines Corporation Method and system for organizing coherence directories in shared memory systems

Also Published As

Publication number Publication date
JP2002304328A (ja) 2002-10-18
US7017011B2 (en) 2006-03-21
EP1233342B1 (de) 2011-05-04
FR2820850A1 (fr) 2002-08-16
FR2820850B1 (fr) 2003-05-09
DE60239906D1 (de) 2011-06-16
US20020112132A1 (en) 2002-08-15
EP1233342A1 (de) 2002-08-21

Similar Documents

Publication Publication Date Title
DE60239906D1 (de) Kohärenzsteuerungsvorrichtung für eine Mehrprozessorvorrichtung, Modul und Multimodularchitektur-Mehrprozessorvorrichtung mit einer derartigen Steuervorrichtung
RU2009145519A (ru) Мультипроцессорная архитектура, оптимизированная для потоков
DK220883A (da) Multiprocessordatamatsystem
JPH03219345A (ja) 多ポートキャッシュメモリ制御装置
ES2196893T3 (es) Sistema de tratamiento de datos con acceso no uniforme a memoria (numa) que envia especulativamente una peticion de lectura a un nodo de tratamiento remoto.
WO2006015868A3 (en) Global memory system for a data processor comprising a plurality of processing elements
DE69231452D1 (de) Fehlertolerantes Rechnersystem mit Verarbeitungseinheiten die je mindestens drei Rechnereinheiten haben
ATE502338T1 (de) Mehrkern-mehrthread-prozessor
DE3486451D1 (de) Mehrprozessorsteuerung für Vektorrechner
DE602005008560D1 (de) Dynamisches befehls- und/oder adressenspiegelungssystem und verfahren für speichermodule
FI953204A7 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
KR900005443A (ko) 전원선들의 향상된 배열을 갖는 반도체 집적회로 장치
JP2000299385A5 (de)
KR900018852A (ko) 디지탈 신호 프로세서용 입출력 장치
ATE29607T1 (de) Speicherprogrammierbare steuerung.
ATE543138T1 (de) Verbesserte interprozessorkommunikation zwischen prozessoren
ATE107055T1 (de) Multiprozessor-system mit anteiliger nutzung eines speichers.
ATE438895T1 (de) Auf dem speicher basierender kreuzvergleich für kreuzsicherungssysteme
KR970051163A (ko) 반도체 메모리장치
DE602006012678D1 (de) Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen
Wu et al. Energy-efficient NoC with multi-granularity power optimization
DE3852261D1 (de) Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.
KR960009150A (ko) 반도체 메모리소자
RU92006767A (ru) Устройство для обращения к общей памяти
KR950004022A (ko) 분산처리통합 관리시스템

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties