ATE63649T1 - Verfahren und geraet fuer numerische division. - Google Patents

Verfahren und geraet fuer numerische division.

Info

Publication number
ATE63649T1
ATE63649T1 AT86300988T AT86300988T ATE63649T1 AT E63649 T1 ATE63649 T1 AT E63649T1 AT 86300988 T AT86300988 T AT 86300988T AT 86300988 T AT86300988 T AT 86300988T AT E63649 T1 ATE63649 T1 AT E63649T1
Authority
AT
Austria
Prior art keywords
beta
radix
phase
quotient
digit
Prior art date
Application number
AT86300988T
Other languages
English (en)
Inventor
Suren Irukulla
Bimal V Patel
Original Assignee
Prime Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Prime Computer Inc filed Critical Prime Computer Inc
Application granted granted Critical
Publication of ATE63649T1 publication Critical patent/ATE63649T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/49—Computations with a radix, other than binary, 8, 16 or decimal, e.g. ternary, negative or imaginary radices, mixed radix non-linear PCM
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing
    • G06F7/4917—Dividing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G06F7/537—Reduction of the number of iteration steps or stages, e.g. using the Sweeny-Robertson-Tocher [SRT] algorithm
    • G06F7/5375—Non restoring calculation, where each digit is either negative, zero or positive, e.g. SRT

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
  • Making Paper Articles (AREA)
  • Turning (AREA)
AT86300988T 1985-02-14 1986-02-13 Verfahren und geraet fuer numerische division. ATE63649T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/701,556 US4724529A (en) 1985-02-14 1985-02-14 Method and apparatus for numerical division
EP86300988A EP0192420B1 (de) 1985-02-14 1986-02-13 Verfahren und Gerät für numerische Division

Publications (1)

Publication Number Publication Date
ATE63649T1 true ATE63649T1 (de) 1991-06-15

Family

ID=24817835

Family Applications (1)

Application Number Title Priority Date Filing Date
AT86300988T ATE63649T1 (de) 1985-02-14 1986-02-13 Verfahren und geraet fuer numerische division.

Country Status (6)

Country Link
US (1) US4724529A (de)
EP (1) EP0192420B1 (de)
JP (1) JPS61233833A (de)
AT (1) ATE63649T1 (de)
CA (1) CA1244140A (de)
DE (1) DE3679214D1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878190A (en) * 1988-01-29 1989-10-31 Texas Instruments Incorporated Floating point/integer processor with divide and square root functions
US4949295A (en) * 1988-07-18 1990-08-14 Lsi Logic Corporation Transformation of divisor and dividend in digital division
JPH0786826B2 (ja) * 1988-07-19 1995-09-20 日本電気株式会社 整数除算回路
US5023827A (en) * 1988-08-18 1991-06-11 Digital Equipment Corporation Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
US5132925A (en) * 1988-08-18 1992-07-21 Digital Equipment Corporation Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
US4996660A (en) * 1989-04-17 1991-02-26 International Business Machines Corporation Selection of divisor multipliers in a floating point divide circuit
ATE114836T1 (de) * 1989-09-07 1994-12-15 Siemens Nixdorf Inf Syst Verfahren für datenverarbeitungsanlagen zur division von, zu beginn jeweils normalisierten, beliebig langen operanden und divisionswerk zur durchführung des verfahrens.
WO1991010190A1 (en) * 1989-12-29 1991-07-11 Motorola, Inc. Methods and apparatus for efficient resource allocation for error and exception handling in convergent division
US5128891A (en) * 1990-04-02 1992-07-07 Advanced Micro Devices, Inc. High speed divider with square root capability
US5710730A (en) * 1995-03-31 1998-01-20 International Business Machines Corporation Divide to integer
US5696712A (en) * 1995-07-05 1997-12-09 Sun Microsystems, Inc. Three overlapped stages of radix-2 square root/division with speculative execution
US5825681A (en) * 1996-01-24 1998-10-20 Alliance Semiconductor Corporation Divider/multiplier circuit having high precision mode
US6109777A (en) * 1997-04-16 2000-08-29 Compaq Computer Corporation Division with limited carry-propagation in quotient accumulation
US9377996B2 (en) 2012-07-27 2016-06-28 Avago Technologies General Ip (Singapore) Pte. Ltd. Parameterized digital divider

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3234367A (en) * 1962-11-05 1966-02-08 Ibm Quotient guess divider
NL7101258A (de) * 1971-01-30 1972-08-01
US3736413A (en) * 1971-03-15 1973-05-29 Programmatics Inc Pre-conditioned divisor trial quotient divider
US3828175A (en) * 1972-10-30 1974-08-06 Amdahl Corp Method and apparatus for division employing table-lookup and functional iteration
US4025773A (en) * 1974-07-19 1977-05-24 Burroughs Corporation Enhanced apparatus for binary quotient, binary product, binary sum and binary difference generation
US3917935A (en) * 1974-12-23 1975-11-04 United Technologies Corp Reduction of look-up table capacity
US4364115A (en) * 1977-07-18 1982-12-14 Hitohisa Asai Apparatus for digital division computation
JPS5633734A (en) * 1979-08-25 1981-04-04 Aisuke Katayama Divisor conversion type high-speed division system
US4320464A (en) * 1980-05-05 1982-03-16 Control Data Corporation Binary divider with carry-save adders

Also Published As

Publication number Publication date
EP0192420A3 (en) 1987-12-09
US4724529A (en) 1988-02-09
CA1244140A (en) 1988-11-01
DE3679214D1 (de) 1991-06-20
JPS61233833A (ja) 1986-10-18
EP0192420A2 (de) 1986-08-27
EP0192420B1 (de) 1991-05-15

Similar Documents

Publication Publication Date Title
ATE63649T1 (de) Verfahren und geraet fuer numerische division.
ATE177219T1 (de) Verfahren und gerät zur ausführung von divisionen mit hilfe eines multiplizierers rechteckigen seitenverhältnisses
SU662941A1 (ru) Устройство дл умножени целых чисел
JPS60230705A (ja) 時変信号を発生するためのデジタル回路および方法
GB1525654A (en) Multiplying devices
JPH02100717A (ja) 固定小数点除算方式
Brillhart et al. On the factors of certain Mersenne numbers
JPS6226723B2 (de)
JPS58137045A (ja) 並列乗算器
US3863158A (en) Synthetic phasor generator
EP0213854A2 (de) Serielle Festkoeffizientmultiplikation und Digitalschaltungen zu deren Ausführung
SU711570A1 (ru) Арифметическое устройство
Arun et al. Vedic Divider: A Novel Design for Deconvolution Algorithm based on Vedic Math
Jaber Laplace Transform With Modified Analytical Approximate Methods For Fractional Differential Equations
SU1688239A1 (ru) Устройство дл делени дес тичных чисел
JPH0371331A (ja) 乗算器
GB960951A (en) Fast multiply system
SU1295389A1 (ru) Устройство дл вычислени экспоненциальной функции
SU815726A1 (ru) Цифровой интегратор
SU1580351A1 (ru) Конвейерное устройство дл делени итерационного типа
SU809153A1 (ru) Устройство дл преобразовани двоичныхчиСЕл B дВОичНО-дЕС ТичНыЕ
SU557363A1 (ru) Устройство дл умножени на коэффициент
SU657615A1 (ru) Программируемый делитель частоты
SU980290A1 (ru) Управл емый делитель частоты следовани импульсов
SU1273920A1 (ru) Устройство дл вычислени функции арктангенса

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties