ATE65638T1 - Digitale speicheranordnung mit doppeltem zugriff. - Google Patents

Digitale speicheranordnung mit doppeltem zugriff.

Info

Publication number
ATE65638T1
ATE65638T1 AT85307225T AT85307225T ATE65638T1 AT E65638 T1 ATE65638 T1 AT E65638T1 AT 85307225 T AT85307225 T AT 85307225T AT 85307225 T AT85307225 T AT 85307225T AT E65638 T1 ATE65638 T1 AT E65638T1
Authority
AT
Austria
Prior art keywords
register
port
read
write
digital storage
Prior art date
Application number
AT85307225T
Other languages
English (en)
Inventor
Ole Moller
Loi Chu Paul Po
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE65638T1 publication Critical patent/ATE65638T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT85307225T 1984-10-10 1985-10-09 Digitale speicheranordnung mit doppeltem zugriff. ATE65638T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/659,390 US4610004A (en) 1984-10-10 1984-10-10 Expandable four-port register file
EP85307225A EP0178163B1 (de) 1984-10-10 1985-10-09 Digitale Speicheranordnung mit doppeltem Zugriff

Publications (1)

Publication Number Publication Date
ATE65638T1 true ATE65638T1 (de) 1991-08-15

Family

ID=24645209

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85307225T ATE65638T1 (de) 1984-10-10 1985-10-09 Digitale speicheranordnung mit doppeltem zugriff.

Country Status (5)

Country Link
US (1) US4610004A (de)
EP (1) EP0178163B1 (de)
JP (1) JPH0636313B2 (de)
AT (1) ATE65638T1 (de)
DE (1) DE3583573D1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5146572A (en) * 1980-11-17 1992-09-08 International Business Machines Corporation Multiple data format interface
US4737933A (en) * 1983-02-22 1988-04-12 Storage Technology Partners CMOS multiport general purpose register
US5165039A (en) * 1986-03-28 1992-11-17 Texas Instruments Incorporated Register file for bit slice processor with simultaneous accessing of plural memory array cells
US4979060A (en) * 1987-04-06 1990-12-18 Tandy Electronic Japan, Ltd. Tape change mechanism for cassette apparatus
US4811296A (en) * 1987-05-15 1989-03-07 Analog Devices, Inc. Multi-port register file with flow-through of data
US4939692A (en) * 1988-09-15 1990-07-03 Intel Corporation Read-only memory for microprocessor systems having shared address/data lines
US4933909A (en) * 1988-12-19 1990-06-12 Bull Hn Information Systems Inc. Dual read/write register file memory
US5001671A (en) * 1989-06-27 1991-03-19 Vitelic Corporation Controller for dual ported memory
US4967398A (en) * 1989-08-09 1990-10-30 Ford Motor Company Read/write random access memory with data prefetch
US5062081A (en) * 1989-10-10 1991-10-29 Advanced Micro Devices, Inc. Multiport memory collision/detection circuitry
JPH03224197A (ja) * 1990-01-30 1991-10-03 Toshiba Corp 多ポートｒａｍ及び情報処理装置
WO1992008230A1 (en) * 1990-10-26 1992-05-14 Micron Technology, Inc. High-speed, five-port register file having simultaneous read and write capability and high tolerance to clock skew
EP0554489B1 (de) * 1992-02-06 1999-12-01 International Business Machines Corporation Multiport statischer Direktzugriffspeicher mit schnellem Schreibdurchschema
US5303200A (en) * 1992-07-02 1994-04-12 The Boeing Company N-dimensional multi-port memory
JPH08212132A (ja) * 1995-02-07 1996-08-20 Mitsubishi Electric Corp 記憶装置
EP1031988A1 (de) 1999-02-26 2000-08-30 Texas Instruments Incorporated Verfahren und Vorrichtung zum Zugriff auf einen Speicherkern
US6240507B1 (en) 1998-10-08 2001-05-29 International Business Machines Corporation Mechanism for multiple register renaming and method therefor
SE518865C2 (sv) * 1998-12-22 2002-12-03 Switchcore Ab Anordning och metod för omvandling av data i seriellt format till parallellt format och vice versa
GB2368696B (en) * 2000-11-02 2005-03-02 Sunplus Technology Co Ltd Architecture for video decompresor to efficiently access synchronously memory
US7778105B2 (en) * 2008-03-17 2010-08-17 Oracle America, Inc. Memory with write port configured for double pump write

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4125877A (en) * 1976-11-26 1978-11-14 Motorola, Inc. Dual port random access memory storage cell
US4287575A (en) 1979-12-28 1981-09-01 International Business Machines Corporation High speed high density, multi-port random access memory cell
US4491937A (en) * 1982-02-25 1985-01-01 Trw Inc. Multiport register file
JPS5998365A (ja) * 1982-11-27 1984-06-06 Shigeto Suzuki 複数同時アクセス型記憶装置

Also Published As

Publication number Publication date
EP0178163B1 (de) 1991-07-24
EP0178163A3 (en) 1988-09-14
EP0178163A2 (de) 1986-04-16
DE3583573D1 (de) 1991-08-29
US4610004A (en) 1986-09-02
JPH0636313B2 (ja) 1994-05-11
JPS6191759A (ja) 1986-05-09

Similar Documents

Publication Publication Date Title
ATE65638T1 (de) Digitale speicheranordnung mit doppeltem zugriff.
CA2317765A1 (en) A microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors
KR910005308A (ko) 반도체 메모리
KR880008333A (ko) 반도체 메모리
JPS5631154A (en) Memory device
KR910001777A (ko) 속도변환용 라인 메모리
EP0166309A3 (de) Speicherchip für eine hierarchische Speicheranordnung
IT1002271B (it) Perfezionamento ai dispositivi di controllo di parita nelle memorie a semiconduttori
NO843056L (no) Dataoverfoeringssystem
KR920010624A (ko) 반도체기억장치
DE68903280D1 (de) Vektorschlange in computern mit vektorregister.
SU1376074A1 (ru) Устройство дл программируемой задержки информации
SU1182529A1 (ru) Устройство сопряжения процессора с арифметическим расширителем
SU1553982A1 (ru) Буферное запоминающее устройство
SU1575238A1 (ru) Буферное запоминающее устройство
SU1226473A1 (ru) Устройство дл сопр жени источника и приемника информации
SU932567A1 (ru) Запоминающее устройство
Thire Semiconductor photodetection matrices for holographic memory reading
JPS57176464A (en) Data transfer system
JPS5447446A (en) Magnetic disc control unit
JPS55112661A (en) Memory control unit
JPS5748149A (en) Memory device
JPS54122944A (en) Logic circuit
JPS55159226A (en) Data input and output unit
JPS61222086A (ja) 半導体記憶素子

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties