ATE87157T1 - Verfahren und geraet zur fehlerkorrektur. - Google Patents

Verfahren und geraet zur fehlerkorrektur.

Info

Publication number
ATE87157T1
ATE87157T1 AT88905286T AT88905286T ATE87157T1 AT E87157 T1 ATE87157 T1 AT E87157T1 AT 88905286 T AT88905286 T AT 88905286T AT 88905286 T AT88905286 T AT 88905286T AT E87157 T1 ATE87157 T1 AT E87157T1
Authority
AT
Austria
Prior art keywords
registers
syndrome
coefficient
piso
multipliers
Prior art date
Application number
AT88905286T
Other languages
English (en)
Inventor
Christopher P Zook
Original Assignee
Exabyte Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Exabyte Corp filed Critical Exabyte Corp
Application granted granted Critical
Publication of ATE87157T1 publication Critical patent/ATE87157T1/de

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13Linear codes
    • H03M13/15Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/033Theoretical methods to calculate these checking codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
AT88905286T 1987-06-08 1988-05-27 Verfahren und geraet zur fehlerkorrektur. ATE87157T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/059,642 US4845713A (en) 1987-06-08 1987-06-08 Method and apparatus for determining the coefficients of a locator polynomial
EP88905286A EP0365555B1 (de) 1987-06-08 1988-05-27 Verfahren und gerät zur fehlerkorrektur
PCT/US1988/001696 WO1988010032A1 (en) 1987-06-08 1988-05-27 Method and apparatus for error correction

Publications (1)

Publication Number Publication Date
ATE87157T1 true ATE87157T1 (de) 1993-04-15

Family

ID=22024289

Family Applications (1)

Application Number Title Priority Date Filing Date
AT88905286T ATE87157T1 (de) 1987-06-08 1988-05-27 Verfahren und geraet zur fehlerkorrektur.

Country Status (6)

Country Link
US (1) US4845713A (de)
EP (1) EP0365555B1 (de)
JP (1) JPH0831803B2 (de)
AT (1) ATE87157T1 (de)
DE (1) DE3879493T2 (de)
WO (1) WO1988010032A1 (de)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111463A (en) * 1989-11-09 1992-05-05 Exabyte Corporation Error correction method and apparatus
US5430739A (en) * 1990-03-27 1995-07-04 National Science Council Real-time Reed-Solomon decoder
US5440570A (en) * 1990-03-27 1995-08-08 National Science Council Real-time binary BCH decoder
US5280488A (en) * 1990-11-08 1994-01-18 Neal Glover Reed-Solomon code system employing k-bit serial techniques for encoding and burst error trapping
US5343481A (en) * 1991-01-07 1994-08-30 Kraft Clifford H BCH error-location polynomial decoder
EP0496157A3 (de) * 1991-01-22 1992-08-12 International Business Machines Corporation Vorrichtung und Verfahren zur Dekodierung von algebraischen linearen Kodes
US5414719A (en) * 1992-04-24 1995-05-09 Sharp Kabushiki Kaisha Operating circuit for galois field
JP3176171B2 (ja) * 1993-04-21 2001-06-11 キヤノン株式会社 誤り訂正方法及びその装置
JPH06314978A (ja) * 1993-04-28 1994-11-08 Nec Corp チェン・サーチ回路
US5535225A (en) * 1993-10-12 1996-07-09 Hughes Aircraft Company Time domain algebraic encoder/decoder
KR950010768B1 (ko) * 1993-10-20 1995-09-22 주식회사 Lg전자 에러 정정 코드 복호 장치 및 그 방법
JPH09507117A (ja) * 1993-11-04 1997-07-15 シーラス ロジック,インコーポレイテッド リードソロモン復号化器
US5483236A (en) * 1993-12-20 1996-01-09 At&T Corp. Method and apparatus for a reduced iteration decoder
KR970004515B1 (ko) * 1993-12-29 1997-03-28 삼성전자 주식회사 리드-솔로몬 복호기의 오류위치다항식 연산방법 및 장치
FR2735889B1 (fr) * 1995-06-22 1997-09-05 Sgs Thomson Microelectronics Circuit de calcul de syndrome
US5701314A (en) 1995-12-21 1997-12-23 Cirrus Logic, Inc. On-the-fly error correction using thermal asperity erasure pointers from a sampled amplitude read channel in a magnetic disk drive
US5805617A (en) 1996-02-28 1998-09-08 Daewoo Electronics Co., Ltd. Apparatus for computing error correction syndromes
US5815515A (en) * 1996-03-28 1998-09-29 Lsi Logic Corporation Edge metric calculation method and apparatus using permutations
US5875199A (en) * 1996-08-22 1999-02-23 Lsi Logic Corporation Video device with reed-solomon erasure decoder and method thereof
US5812603A (en) * 1996-08-22 1998-09-22 Lsi Logic Corporation Digital receiver using a concatenated decoder with error and erasure correction
US6308295B1 (en) 1996-10-08 2001-10-23 Arizona Board Of Regents Parallel spectral reed-solomon encoder and decoder
US5953636A (en) * 1996-10-30 1999-09-14 Lsi Logic Corporation Single-chip DBS receiver
US5926489A (en) * 1996-11-22 1999-07-20 Lsi Logic Corporation Non-equalized digital receiver using block decoding with erasure and error correction
US5942003A (en) * 1996-12-23 1999-08-24 Lsi Logic Corporation Error burst detector for lowering receiver bit error rate
US5939693A (en) * 1998-02-02 1999-08-17 Motorola Inc. Polynomial calculator device, and method therefor
CN1897512B (zh) * 1998-02-25 2010-08-11 松下电器产业株式会社 纠错装置
US6092233A (en) * 1998-03-20 2000-07-18 Adaptec, Inc. Pipelined Berlekamp-Massey error locator polynomial generating apparatus and method
US6192497B1 (en) * 1998-08-27 2001-02-20 Adaptec, Inc. Parallel Chien search circuit
JP2000124813A (ja) 1998-10-20 2000-04-28 Texas Instr Japan Ltd リードソロモン符号化装置およびその方法とリードソロモン復号装置およびその方法
US6263471B1 (en) 1999-03-05 2001-07-17 Industrial Technology Research Institute Method and apparatus for decoding an error correction code
TW441195B (en) * 1999-07-16 2001-06-16 Via Tech Inc Signal decoding method
US20080282128A1 (en) * 1999-08-04 2008-11-13 Super Talent Electronics, Inc. Method of Error Correction Code on Solid State Disk to Gain Data Security and Higher Performance
US6543026B1 (en) 1999-09-10 2003-04-01 Lsi Logic Corporation Forward error correction apparatus and methods
TW494315B (en) * 2000-01-12 2002-07-11 Via Tech Inc Polynomial coefficient generator
US6571368B1 (en) * 2000-02-02 2003-05-27 Macronix International Co., Ltd. Systolic Reed-Solomon decoder
GB2379768B (en) * 2000-10-25 2003-08-20 Samsung Electronics Co Ltd Memory device, method of accessing the memory device, and reed-solomon decoder including the memory device
KR100370239B1 (ko) 2000-10-25 2003-01-29 삼성전자 주식회사 고속 블럭 파이프라인 구조의 리드-솔로몬 디코더에적용하기 위한 메모리 장치와 메모리 액세스 방법 및 그메모리 장치를 구비한 리드-솔로몬 디코더
US7047481B2 (en) * 2001-10-26 2006-05-16 Koninklijke Philips Electronics N.V. Decoding method and decoder for Reed Solomon code
US7032162B1 (en) * 2002-04-25 2006-04-18 Lattice Semiconductor Corporation Polynomial expander for generating coefficients of a polynomial from roots of the polynomial
AU2002360207A1 (en) * 2002-12-30 2004-07-22 Optix Networks, Ltd. An apparatus and method for parallel calculation of an error code syndrome
US7587657B2 (en) * 2005-04-29 2009-09-08 Agere Systems Inc. Method and apparatus for iterative error-erasure decoding
US7900121B2 (en) * 2005-05-04 2011-03-01 Siemens Enterprise Communications Gmbh & Co. Kg Method and device for determining indices assigned to correction symbols
US7225381B1 (en) 2005-06-02 2007-05-29 Lehman Thomas F Error detection and correction method
US7661057B2 (en) * 2006-02-01 2010-02-09 Broadcom Corporation Clocking Chien searching at different frequency than other Reed-Solomon (RS) ECC decoding functions
US20080082896A1 (en) * 2006-08-25 2008-04-03 Broadcom Corporation Burst error correction with offset for correction vector based on fire code
US8255758B2 (en) * 2008-01-21 2012-08-28 Apple Inc. Decoding of error correction code using partial bit inversion
US8327242B1 (en) 2008-04-10 2012-12-04 Apple Inc. High-performance ECC decoder
US8296632B1 (en) * 2008-06-06 2012-10-23 Mohammad Amin Shokrollahi Encoding and decoding of generalized Reed-Solomon codes using parallel processing techniques
US8286060B2 (en) * 2008-07-30 2012-10-09 Lsi Corporation Scheme for erasure locator polynomial calculation in error-and-erasure decoder
US8429498B1 (en) 2009-03-25 2013-04-23 Apple Inc. Dual ECC decoder
US8453038B2 (en) * 2009-06-30 2013-05-28 Apple Inc. Chien search using multiple basis representation
US8601352B1 (en) 2009-07-30 2013-12-03 Apple Inc. Efficient LDPC codes
US8875001B1 (en) * 2011-09-08 2014-10-28 Xilinx, Inc. Circuitry for parallel decoding of data blocks
US10084481B2 (en) 2014-12-18 2018-09-25 Apple Inc. GLDPC soft decoding with hard decision inputs
JP2016126813A (ja) * 2015-01-08 2016-07-11 マイクロン テクノロジー, インク. 半導体装置
US10911235B2 (en) * 2015-03-31 2021-02-02 Nec Corporation Method for verifying information
US10230399B2 (en) * 2015-06-18 2019-03-12 Altera Corporation Circuitry and method for decomposable decoder
US10848182B2 (en) 2018-09-13 2020-11-24 Apple Inc. Iterative decoding with early termination criterion that permits errors in redundancy part

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162480A (en) * 1977-01-28 1979-07-24 Cyclotomics, Inc. Galois field computer
US4410989A (en) * 1980-12-11 1983-10-18 Cyclotomics, Inc. Bit serial encoder
US4494234A (en) * 1982-12-29 1985-01-15 International Business Machines Corporation On-the-fly multibyte error correcting system
NL8302214A (nl) * 1983-06-22 1985-01-16 Philips Nv Dekodeerinrichting voor het dekoderen van kodewoorden die bloksgewijs middels een reed-solomon-code tegen meerdere symboolfouten per blok beschermd zijn, en uitleesinrichting voor optisch uitleesbare opslaglichamen welke uitleesinrichting voorzien is van zo een dekodeerinrichting.
US4559625A (en) * 1983-07-28 1985-12-17 Cyclotomics, Inc. Interleavers for digital communications
US4633470A (en) * 1983-09-27 1986-12-30 Cyclotomics, Inc. Error correction for algebraic block codes
US4584686A (en) * 1983-12-22 1986-04-22 Optical Storage International Reed-Solomon error correction apparatus
US4665523A (en) * 1984-02-15 1987-05-12 Stanford University Method and means for error detection and correction in high speed data transmission codes
NL8400629A (nl) * 1984-02-29 1985-09-16 Philips Nv Snelle decodeur voor reed-solomon-codes, welke mede als encodeur te gebruiken is, alsmede opname/reproduktie-apparaat voorzien van zo een encodeur/decodeur.
US4649541A (en) * 1984-11-21 1987-03-10 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Reed-Solomon decoder
JPS63164624A (ja) * 1986-12-26 1988-07-08 Canon Inc シンドロ−ム生成回路

Also Published As

Publication number Publication date
DE3879493D1 (de) 1993-04-22
DE3879493T2 (de) 1993-08-19
JPH0831803B2 (ja) 1996-03-27
EP0365555A1 (de) 1990-05-02
JPH02503851A (ja) 1990-11-08
WO1988010032A1 (en) 1988-12-15
EP0365555B1 (de) 1993-03-17
US4845713A (en) 1989-07-04

Similar Documents

Publication Publication Date Title
ATE87157T1 (de) Verfahren und geraet zur fehlerkorrektur.
US4873688A (en) High-speed real-time Reed-Solomon decoder
US7096409B2 (en) Reed-solomon decoder and decoding method for errors and erasures decoding
Hsu et al. The VLSI implementation of a Reed—Solomon encoder using Berlekamp's bit-serial multiplier algorithm
CA2037027A1 (en) Forward error correction code system
US5805617A (en) Apparatus for computing error correction syndromes
ATE131975T1 (de) Reed-solomon code verwendendes fehler-korrektur- verfahren
WO1999007074A3 (en) A hardware-optimized reed-solomon decoder for large data blocks
CA1256202A (en) Method and apparatus for decoding bch code
EP0808029A2 (de) Gerät zur Feststellung eines Fehlerlokalisierungspolynoms zum Gebrauch in einem Reed-Solomon Dekoder
US4763330A (en) Syndrome calculating apparatus
WO2003096546A2 (en) A method of soft-decision decoding of reed-solomon codes
JP2001127645A (ja) 誤り訂正方法および誤り訂正装置
EP0834996A3 (de) Verbesserungen bei Fehlerkorrekturtechniken
CN1101022C (zh) 出错位组计算装置
Hsu et al. An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm
JP3614978B2 (ja) ガロア体の除算方法および除算装置
US6260173B1 (en) Combined system for producing error correction code symbols and error syndromes
US6598201B1 (en) Error coding structure and method
JPS647816A (en) Galois field arithmetic unit
EP0793352A2 (de) Vorrichtung zur Bestimmung des Fehlerwert-Polynoms zur Verwendung in einem Reed-Solomon Dekodierer
EP0584864B1 (de) Hardware-effizientes Verfahren und Anordnung zur Kodierung von BCH-Kodes und insbesondere Reed-Solomon-Kodes
US6226772B1 (en) Pipelined combined system for producing error correction code symbols and error syndromes for large ECC redundancy
JPS5698944A (en) Holding circuit of previous value
Sarwate et al. Very high-speed reed-solomon decoders

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties