BR0300100A - Relógio global distribuìdo para clusters de computadores - Google Patents

Relógio global distribuìdo para clusters de computadores

Info

Publication number
BR0300100A
BR0300100A BR0300100-8A BR0300100A BR0300100A BR 0300100 A BR0300100 A BR 0300100A BR 0300100 A BR0300100 A BR 0300100A BR 0300100 A BR0300100 A BR 0300100A
Authority
BR
Brazil
Prior art keywords
global clock
clusters
computer clusters
global
reset signal
Prior art date
Application number
BR0300100-8A
Other languages
English (en)
Inventor
Claudio Luis De Amorim
Alberto Ferreira De Souza
Original Assignee
Coppe Ufrj
Fest Fundacao Espirito Santens
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Coppe Ufrj, Fest Fundacao Espirito Santens filed Critical Coppe Ufrj
Priority to BR0300100-8A priority Critical patent/BR0300100A/pt
Priority to AU2003260202A priority patent/AU2003260202A1/en
Priority to PCT/BR2003/000130 priority patent/WO2004063913A1/en
Priority to US10/541,475 priority patent/US7240230B2/en
Publication of BR0300100A publication Critical patent/BR0300100A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G04—HOROLOGY
    • G04G—ELECTRONIC TIME-PIECES
    • G04G7/00—Synchronisation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Multi Processors (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

"RELóGIO GLOBAL DISTRIBUìDO PARA CLUSTERS DE COMPUTADORES". A presente invenção se refere à um sistema de relógio global, implementado inteiramente em hardware, para utilização em clusters ou rede de computadores. O sistema permite que, a partir de um sinal de reset enviado por qualquer um dos nós do cluster, todos os contadores de tempo locais dos nós sejam inicializados e sincronizados automaticamente. Dessa forma, cada processador poderá saber o valor do relógio global consultando seu próprio contador local. O sinal de reset é a única função implementada em software.
BR0300100-8A 2003-01-10 2003-01-10 Relógio global distribuìdo para clusters de computadores BR0300100A (pt)

Priority Applications (4)

Application Number Priority Date Filing Date Title
BR0300100-8A BR0300100A (pt) 2003-01-10 2003-01-10 Relógio global distribuìdo para clusters de computadores
AU2003260202A AU2003260202A1 (en) 2003-01-10 2003-09-16 Distributed global clock for clusters of computers
PCT/BR2003/000130 WO2004063913A1 (en) 2003-01-10 2003-09-16 Distributed global clock for clusters of computers
US10/541,475 US7240230B2 (en) 2003-01-10 2003-09-16 Distributed global clock for clusters of computers

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BR0300100-8A BR0300100A (pt) 2003-01-10 2003-01-10 Relógio global distribuìdo para clusters de computadores

Publications (1)

Publication Number Publication Date
BR0300100A true BR0300100A (pt) 2004-10-13

Family

ID=32686686

Family Applications (1)

Application Number Title Priority Date Filing Date
BR0300100-8A BR0300100A (pt) 2003-01-10 2003-01-10 Relógio global distribuìdo para clusters de computadores

Country Status (4)

Country Link
US (1) US7240230B2 (pt)
AU (1) AU2003260202A1 (pt)
BR (1) BR0300100A (pt)
WO (1) WO2004063913A1 (pt)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8036247B2 (en) 2007-01-05 2011-10-11 Frank Paul R System and method of synchronizing real time clock values in arbitrary distributed systems
US20170364473A1 (en) * 2016-03-31 2017-12-21 Wave Computing, Inc. Program counter alignment across a reconfigurable hum fabric
CN110275640B (zh) * 2019-06-27 2022-08-12 深圳市康冠商用科技有限公司 红外触摸屏及其触摸框的脉冲计位器的清零方法和系统

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6355613A (ja) * 1986-08-27 1988-03-10 Sumitomo Metal Ind Ltd コンピユ−タ遠隔操作方式
DE59108895D1 (de) * 1991-12-18 1998-01-08 Siemens Ag Verfahren zur Uhrzeitführung in Computernetzen
CA2091962A1 (en) * 1992-03-31 1993-10-01 Mark L. Witsaman Clock synchronization system
US5822381A (en) * 1995-05-05 1998-10-13 Silicon Graphics, Inc. Distributed global clock system
CN1166249C (zh) * 1999-01-19 2004-09-08 西门子公司 计算机网络的时间同步方法和具有时间同步的计算机网络
AU3025900A (en) * 1999-01-20 2000-08-07 Fts Computertechnik Ges.Mbh Optimization of user data rate in a distributed time-controlled multicluster real-time system
JP2000241570A (ja) * 1999-02-23 2000-09-08 Citizen Watch Co Ltd 時刻情報管理システム
US6614862B1 (en) * 1999-12-30 2003-09-02 Sun Microsystems, Inc. Encoded clocks to distribute multiple clock signals to multiple devices in a computer system
US20020066110A1 (en) * 2000-11-29 2002-05-30 Cloonan Thomas J. Method and apparatus for preventing re-ranging and re-registration of cable modems during protection switching between active and spare cable interface cards in a cable modem termination system

Also Published As

Publication number Publication date
AU2003260202A8 (en) 2004-08-10
AU2003260202A1 (en) 2004-08-10
US7240230B2 (en) 2007-07-03
US20060212738A1 (en) 2006-09-21
WO2004063913A1 (en) 2004-07-29

Similar Documents

Publication Publication Date Title
CN106817183B (zh) 一种电力授时中的ptp精准时间协议授时模块及实现方法
De Dinechin et al. Time-critical computing on a single-chip massively parallel processor
Beckman et al. Benchmarking the effects of operating system interference on extreme-scale parallel machines
US20140348182A1 (en) Time synchronization between nodes of a switched interconnect fabric
BRPI0401852A (pt) Descoberta e configuração automáticas de dispositivos de rede externos
BRPI0409710A (pt) método e lógica contábil para determinar a utilização de recurso de processador per-thread em um processador de múltiplos threads simultáneos (smt)
US6591370B1 (en) Multinode computer system with distributed clock synchronization system
BRPI0402416A (pt) Modelo de dependência geral para invalidação de registros de memória temporária
BR112015011028A2 (pt) sistema de implantação extensível
BR0307909A (pt) Memória compartilhada distribuìda com resiliente à falha
DE60224438D1 (de) Aggregation von hardwareereignissen in mehrfach knotensystemen
Rostedt Finding origins of latencies using ftrace
US8239704B2 (en) Global clock via embedded spanning tree
BRPI0519792A2 (pt) antagonistas do receptor 5-ht7
BR112012032554A2 (pt) métodos e arranjos para processamento de dado de medição em sistemas de comunicação celulares
Roggen et al. BlueSense: designing an extensible platform for wearable motion sensing, sensor research and IoT applications
Reble et al. One-sided communication and synchronization for non-coherent memory-coupled cores
Di Giamberardino et al. A new model of the HIV/AIDS infection diffusion and analysis of the intervention effects
Selfa et al. A hardware approach to fairly balance the inter-thread interference in shared caches
Ahuja et al. Measuring clock reliability in cloud virtual machines
Al-Khalissi et al. An efficient barrier implementation for OpenMP-like parallelism on the Intel SCC
Nigro et al. Modeling and analysing DART systems through high-level Petri nets
Pacner et al. On the evaluation of clock synchronization methods for networked control systems
dos Santos Oliveira Clock Synchronization for Moderm Multiprocessors
Rutgers et al. An efficient asymmetric distributed lock for embedded multiprocessor systems

Legal Events

Date Code Title Description
B15K Others concerning applications: alteration of classification

Free format text: A CLASSIFICACAO ANTERIOR ERA: H04H 1/00

Ipc: H04H 20/18 (2008.01)

B15K Others concerning applications: alteration of classification

Free format text: A CLASSIFICACAO ANTERIOR ERA: H04H 20/18

Ipc: G06F 1/12 (2006.01), H04L 12/00 (2006.01), G06F 1/

B06A Patent application procedure suspended [chapter 6.1 patent gazette]
B15K Others concerning applications: alteration of classification

Ipc: H04L 7/00 (2006.01), H04L 12/00 (2006.01), G06F 1/

B25F Entry of change of name and/or headquarter and transfer of application, patent and certif. of addition of invention: change of name on requirement

Owner name: COPPE/UFRJ - COORDENACAO DOS PROGRAMAS DE POS GRAD

B25D Requested change of name of applicant approved

Owner name: FEST - FUNDACAO ESPIRITO-SANTENSE DE TECNOLOGIA, P

B25G Requested change of headquarter approved

Owner name: FEST - FUNDACAO ESPIRITO-SANTENSE DE TECNOLOGIA, P

B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]
B21F Lapse acc. art. 78, item iv - on non-payment of the annual fees in time

Free format text: REFERENTE A 16A ANUIDADE.

B24D Patent annual fee: restoration after fee payment
B21F Lapse acc. art. 78, item iv - on non-payment of the annual fees in time

Free format text: REFERENTE A 18A ANUIDADE.

B24J Lapse because of non-payment of annual fees (definitively: art 78 iv lpi, resolution 113/2013 art. 12)

Free format text: EM VIRTUDE DA EXTINCAO PUBLICADA NA RPI 2612 DE 26-01-2021 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDA A EXTINCAO DA PATENTE E SEUS CERTIFICADOS, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.