CA1053376A - Simplified complementary transistor process for making enhanced gain lateral transistor - Google Patents
Simplified complementary transistor process for making enhanced gain lateral transistorInfo
- Publication number
- CA1053376A CA1053376A CA266,527A CA266527A CA1053376A CA 1053376 A CA1053376 A CA 1053376A CA 266527 A CA266527 A CA 266527A CA 1053376 A CA1053376 A CA 1053376A
- Authority
- CA
- Canada
- Prior art keywords
- transistors
- transistor
- buried layers
- epitaxial layer
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
- H10D84/63—Combinations of vertical and lateral BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
- H10D84/0119—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs the components including complementary BJTs
- H10D84/0121—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs the components including complementary BJTs the complementary BJTs being vertical BJTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
- H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
- H10P32/15—Diffusion of dopants within, into or out of semiconductor bodies or layers from the substrate during epitaxy, e.g. autodoping; Preventing or using autodoping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/031—Manufacture or treatment of isolation regions comprising PN junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/30—Isolation regions comprising PN junctions
Landscapes
- Bipolar Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US63496475A | 1975-11-24 | 1975-11-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1053376A true CA1053376A (en) | 1979-04-24 |
Family
ID=24545858
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA266,527A Expired CA1053376A (en) | 1975-11-24 | 1976-11-24 | Simplified complementary transistor process for making enhanced gain lateral transistor |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS5264882A (it) |
| CA (1) | CA1053376A (it) |
| DE (1) | DE2651449A1 (it) |
| FR (1) | FR2347777A1 (it) |
| IT (1) | IT1070023B (it) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4196440A (en) * | 1978-05-25 | 1980-04-01 | International Business Machines Corporation | Lateral PNP or NPN with a high gain |
| FR2457564A1 (fr) * | 1979-05-23 | 1980-12-19 | Thomson Csf | Transistor pnp pour circuit integre bipolaire et son procede de fabrication |
| US4339767A (en) * | 1980-05-05 | 1982-07-13 | International Business Machines Corporation | High performance PNP and NPN transistor structure |
| US5279987A (en) * | 1991-10-31 | 1994-01-18 | International Business Machines Corporation | Fabricating planar complementary patterned subcollectors with silicon epitaxial layer |
-
1976
- 1976-09-17 IT IT27308/76A patent/IT1070023B/it active
- 1976-09-22 FR FR7629494A patent/FR2347777A1/fr not_active Withdrawn
- 1976-10-27 JP JP51128423A patent/JPS5264882A/ja active Pending
- 1976-11-11 DE DE19762651449 patent/DE2651449A1/de active Pending
- 1976-11-24 CA CA266,527A patent/CA1053376A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| IT1070023B (it) | 1985-03-25 |
| FR2347777A1 (fr) | 1977-11-04 |
| JPS5264882A (en) | 1977-05-28 |
| DE2651449A1 (de) | 1977-05-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4238278A (en) | Polycrystalline silicon oxidation method for making shallow and deep isolation trenches | |
| KR100382319B1 (ko) | 트렌치 절연 바이폴라 장치 | |
| US4333227A (en) | Process for fabricating a self-aligned micrometer bipolar transistor device | |
| US4032372A (en) | Epitaxial outdiffusion technique for integrated bipolar and field effect transistors | |
| US4884117A (en) | Circuit containing integrated bipolar and complementary MOS transistors on a common substrate | |
| US3723199A (en) | Outdiffusion epitaxial self-isolation technique for making monolithicsemiconductor devices | |
| US3947299A (en) | Method of manufacturing semiconductor devices | |
| US4396933A (en) | Dielectrically isolated semiconductor devices | |
| US3702428A (en) | Monolithic ic with complementary transistors and plural buried layers | |
| US4303933A (en) | Self-aligned micrometer bipolar transistor device and process | |
| US4008107A (en) | Method of manufacturing semiconductor devices with local oxidation of silicon surface | |
| US5017990A (en) | Raised base bipolar transistor structure and its method of fabrication | |
| US3667006A (en) | Semiconductor device having a lateral transistor | |
| CA1053376A (en) | Simplified complementary transistor process for making enhanced gain lateral transistor | |
| US6864542B2 (en) | Bipolar transistor manufacturing method | |
| US3993512A (en) | Method of manufacturing an integrated circuit utilizing outdiffusion and multiple layer epitaxy | |
| JPH01102961A (ja) | 側壁エミッタを有する縦型半導体装置 | |
| US4132573A (en) | Method of manufacturing a monolithic integrated circuit utilizing epitaxial deposition and simultaneous outdiffusion | |
| US5624854A (en) | Method of formation of bipolar transistor having reduced parasitic capacitance | |
| JPS6342169A (ja) | npnバイポ−ラ・トランジスタとその製法 | |
| US5001538A (en) | Bipolar sinker structure and process for forming same | |
| US5250838A (en) | Semiconductor device comprising an integrated circuit having a vertical bipolar transistor | |
| US5188971A (en) | Process for making a self-aligned bipolar sinker structure | |
| JPH0526342B2 (it) | ||
| KR0121178B1 (ko) | 트랜지스터 제조방법 |