CA1109969A - Circuit de validation d'adresses de memoire a acces selectif (ram) - Google Patents
Circuit de validation d'adresses de memoire a acces selectif (ram)Info
- Publication number
- CA1109969A CA1109969A CA324,670A CA324670A CA1109969A CA 1109969 A CA1109969 A CA 1109969A CA 324670 A CA324670 A CA 324670A CA 1109969 A CA1109969 A CA 1109969A
- Authority
- CA
- Canada
- Prior art keywords
- input
- coupled
- pulse
- output
- logic gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 32
- 230000008878 coupling Effects 0.000 claims description 7
- 238000010168 coupling process Methods 0.000 claims description 7
- 238000005859 coupling reaction Methods 0.000 claims description 7
- 230000008859 change Effects 0.000 claims description 3
- 230000005669 field effect Effects 0.000 claims description 3
- 230000001419 dependent effect Effects 0.000 claims 1
- 230000001960 triggered effect Effects 0.000 claims 1
- 239000000872 buffer Substances 0.000 description 13
- 239000004020 conductor Substances 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000002146 bilateral effect Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- JCYWCSGERIELPG-UHFFFAOYSA-N imes Chemical class CC1=CC(C)=CC(C)=C1N1C=CN(C=2C(=CC(C)=CC=2C)C)[C]1 JCYWCSGERIELPG-UHFFFAOYSA-N 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA324,670A CA1109969A (fr) | 1979-03-30 | 1979-03-30 | Circuit de validation d'adresses de memoire a acces selectif (ram) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA324,670A CA1109969A (fr) | 1979-03-30 | 1979-03-30 | Circuit de validation d'adresses de memoire a acces selectif (ram) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1109969A true CA1109969A (fr) | 1981-09-29 |
Family
ID=4113901
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA324,670A Expired CA1109969A (fr) | 1979-03-30 | 1979-03-30 | Circuit de validation d'adresses de memoire a acces selectif (ram) |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA1109969A (fr) |
-
1979
- 1979-03-30 CA CA324,670A patent/CA1109969A/fr not_active Expired
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4145761A (en) | Ram retention during power up and power down | |
| US4314353A (en) | On chip ram interconnect to MPU bus | |
| AU653798B2 (en) | Refresh control arrangement for dynamic random access memory system | |
| US6356987B1 (en) | Microprocessing device having programmable wait states | |
| JP2824494B2 (ja) | タイミング回路 | |
| US5345577A (en) | Dram refresh controller with improved bus arbitration scheme | |
| JPS63271679A (ja) | デ−タ書込み方式 | |
| JPH0670778B2 (ja) | メモリ・システム | |
| US4328558A (en) | RAM Address enable circuit for a microprocessor having an on-chip RAM | |
| US4884234A (en) | Dynamic RAM refresh circuit with DMA access | |
| EP0315194A2 (fr) | Micro-ordinateur capable d'accéder pour une courte durée à des adresses continues | |
| CA1109969A (fr) | Circuit de validation d'adresses de memoire a acces selectif (ram) | |
| US6324122B1 (en) | RAM synchronized with a signal | |
| US5544078A (en) | Timekeeping comparison circuitry and dual storage memory cells to detect alarms | |
| JPH0371327A (ja) | 非同期比較動作を行う２進大小比較器および比較器セルとその方法 | |
| CA1118111A (fr) | Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce | |
| WO2000025205A1 (fr) | Controle d'acces a une memoire primaire | |
| JP3999356B2 (ja) | 同期式ランダムアクセスメモリの制御方法とその装置、及びそれを有する同期式ランダムアクセスメモリ装置 | |
| EP0020972A1 (fr) | Dispositif microprocesseur commandé par programme | |
| Drótos et al. | Interrupt driven parallel processing | |
| JPH0556598B2 (fr) | ||
| JP2567839B2 (ja) | 半導体記憶装置 | |
| JP3441944B2 (ja) | シーケンシャルアクセス型半導体メモリ装置 | |
| US20210173568A1 (en) | Integrity check of a memory | |
| SU1425692A2 (ru) | Двухканальное устройство дл сопр жени двух электронно-вычислительных машин |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |