CA1118111A - Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce - Google Patents
Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puceInfo
- Publication number
- CA1118111A CA1118111A CA000324671A CA324671A CA1118111A CA 1118111 A CA1118111 A CA 1118111A CA 000324671 A CA000324671 A CA 000324671A CA 324671 A CA324671 A CA 324671A CA 1118111 A CA1118111 A CA 1118111A
- Authority
- CA
- Canada
- Prior art keywords
- ram
- output
- microprocessor
- buffer
- data bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 claims abstract description 68
- 230000002146 bilateral effect Effects 0.000 claims abstract description 20
- 230000008878 coupling Effects 0.000 claims description 18
- 238000010168 coupling process Methods 0.000 claims description 18
- 238000005859 coupling reaction Methods 0.000 claims description 18
- 230000003139 buffering effect Effects 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 11
- 230000005669 field effect Effects 0.000 claims description 5
- 230000015654 memory Effects 0.000 description 31
- 239000004020 conductor Substances 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000002401 inhibitory effect Effects 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000324671A CA1118111A (fr) | 1979-03-30 | 1979-03-30 | Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000324671A CA1118111A (fr) | 1979-03-30 | 1979-03-30 | Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1118111A true CA1118111A (fr) | 1982-02-09 |
Family
ID=4113902
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000324671A Expired CA1118111A (fr) | 1979-03-30 | 1979-03-30 | Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA1118111A (fr) |
-
1979
- 1979-03-30 CA CA000324671A patent/CA1118111A/fr not_active Expired
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4145761A (en) | Ram retention during power up and power down | |
| US4314353A (en) | On chip ram interconnect to MPU bus | |
| AU653798B2 (en) | Refresh control arrangement for dynamic random access memory system | |
| US7151698B2 (en) | Integrated charge sensing scheme for resistive memories | |
| JP2824494B2 (ja) | タイミング回路 | |
| US4276609A (en) | CCD memory retrieval system | |
| US5280594A (en) | Architecture for high speed contiguous sequential access memories | |
| EP0326885B1 (fr) | Accès séquentiel de lecture de mémoires sérielles avec une adresse de départ définie par l'utilisateur | |
| EP0355560B1 (fr) | RAM à écriture conditionnelle | |
| US4291370A (en) | Core memory interface for coupling a processor to a memory having a differing word length | |
| EP0375121A2 (fr) | Méthode et appareil de commande efficace d'une mémoire DRAM | |
| JPH048874B2 (fr) | ||
| JPH0670778B2 (ja) | メモリ・システム | |
| US5485428A (en) | Memory device with page select capability | |
| US4328558A (en) | RAM Address enable circuit for a microprocessor having an on-chip RAM | |
| US4460972A (en) | Single chip microcomputer selectively operable in response to instructions stored on the computer chip or in response to instructions stored external to the chip | |
| US4884234A (en) | Dynamic RAM refresh circuit with DMA access | |
| CN117280298A (zh) | 一种寄存器阵列电路和访问寄存器阵列的方法 | |
| CA1118111A (fr) | Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce | |
| US6272067B1 (en) | SRAM synchronized with an optimized clock signal based on a delay and an external clock | |
| US5737566A (en) | Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor | |
| US6938118B1 (en) | Controlling access to a primary memory | |
| EP0020972B1 (fr) | Dispositif microprocesseur commandé par programme | |
| CA1109969A (fr) | Circuit de validation d'adresses de memoire a acces selectif (ram) | |
| US5408436A (en) | Circuit structure having distributed registers with self-timed reading and writing operations |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |