CA1227456A - Method for making submicron mask openings using sidewall and lift-off techniques - Google Patents

Method for making submicron mask openings using sidewall and lift-off techniques

Info

Publication number
CA1227456A
CA1227456A CA000509770A CA509770A CA1227456A CA 1227456 A CA1227456 A CA 1227456A CA 000509770 A CA000509770 A CA 000509770A CA 509770 A CA509770 A CA 509770A CA 1227456 A CA1227456 A CA 1227456A
Authority
CA
Canada
Prior art keywords
film
substrate
mesa
method described
sidewall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000509770A
Other languages
English (en)
French (fr)
Inventor
Robert K. Cook
Joseph F. Shepard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1227456A publication Critical patent/CA1227456A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • H10P76/403—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials for lift-off processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • H10P76/408—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes
    • H10P76/4085—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes characterised by the processes involved to create the masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/945—Special, e.g. metal
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/947—Subphotolithographic processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Landscapes

  • Bipolar Transistors (AREA)
  • Drying Of Semiconductors (AREA)
CA000509770A 1985-11-18 1986-05-22 Method for making submicron mask openings using sidewall and lift-off techniques Expired CA1227456A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US799,053 1985-11-18
US06/799,053 US4654119A (en) 1985-11-18 1985-11-18 Method for making submicron mask openings using sidewall and lift-off techniques

Publications (1)

Publication Number Publication Date
CA1227456A true CA1227456A (en) 1987-09-29

Family

ID=25174932

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000509770A Expired CA1227456A (en) 1985-11-18 1986-05-22 Method for making submicron mask openings using sidewall and lift-off techniques

Country Status (8)

Country Link
US (1) US4654119A (2)
EP (1) EP0223032A3 (2)
JP (1) JPS62126637A (2)
CN (1) CN86107855B (2)
AU (1) AU576086B2 (2)
BR (1) BR8605249A (2)
CA (1) CA1227456A (2)
IN (1) IN168426B (2)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4842633A (en) * 1987-08-25 1989-06-27 Matsushita Electric Industrial Co., Ltd. Method of manufacturing molds for molding optical glass elements and diffraction gratings
DE3888184D1 (de) * 1988-11-17 1994-04-07 Ibm Verfahren zur Herstellung von Masken mit Strukturen im Submikrometerbereich.
US5858256A (en) * 1996-07-11 1999-01-12 The Board Of Trustees Of The Leland Stanford, Jr. University Method of forming small aperture
US5956583A (en) * 1997-06-30 1999-09-21 Fuller; Robert T. Method for forming complementary wells and self-aligned trench with a single mask
US20060191863A1 (en) * 2005-02-25 2006-08-31 Benjamin Szu-Min Lin Method for fabricating etch mask and patterning process using the same
JP4589983B2 (ja) * 2007-06-07 2010-12-01 東京エレクトロン株式会社 微細パターンの形成方法
JP2009094125A (ja) * 2007-10-04 2009-04-30 Elpida Memory Inc 半導体装置の製造方法
JP2013004669A (ja) * 2011-06-15 2013-01-07 Toshiba Corp パターン形成方法、電子デバイスの製造方法及び電子デバイス
CN105226002B (zh) * 2014-07-04 2019-05-21 北大方正集团有限公司 自对准沟槽型功率器件及其制造方法
US10679853B2 (en) * 2018-02-08 2020-06-09 International Business Machines Corporation Self-aligned, over etched hard mask fabrication method and structure
US11056722B2 (en) 2018-02-08 2021-07-06 International Business Machines Corporation Tool and method of fabricating a self-aligned solid state thin film battery
US10720670B2 (en) 2018-02-08 2020-07-21 International Business Machines Corporation Self-aligned 3D solid state thin film battery
JP2024119252A (ja) * 2023-02-22 2024-09-03 東京エレクトロン株式会社 基板処理方法、基板処理システム及び保護膜

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3982943A (en) * 1974-03-05 1976-09-28 Ibm Corporation Lift-off method of fabricating thin films and a structure utilizable as a lift-off mask
US4209349A (en) * 1978-11-03 1980-06-24 International Business Machines Corporation Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching
US4274909A (en) * 1980-03-17 1981-06-23 International Business Machines Corporation Method for forming ultra fine deep dielectric isolation
JPS57130431A (en) * 1981-02-06 1982-08-12 Fujitsu Ltd Manufacture of semiconductor device
US4387145A (en) * 1981-09-28 1983-06-07 Fairchild Camera & Instrument Corp. Lift-off shadow mask
US4430791A (en) * 1981-12-30 1984-02-14 International Business Machines Corporation Sub-micrometer channel length field effect transistor process
JPS5870534A (ja) * 1982-09-27 1983-04-27 フエアチアイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン リフトオフ・シヤドウマスクの形成方法
DE3242113A1 (de) * 1982-11-13 1984-05-24 Ibm Deutschland Gmbh, 7000 Stuttgart Verfahren zur herstellung einer duennen dielektrischen isolation in einem siliciumhalbleiterkoerper
US4572765A (en) * 1983-05-02 1986-02-25 Fairchild Camera & Instrument Corporation Method of fabricating integrated circuit structures using replica patterning
KR890003903B1 (ko) * 1983-06-29 1989-10-10 가부시끼가이샤 히다찌세이사꾸쇼 패턴 형성 방법
US4575924A (en) * 1984-07-02 1986-03-18 Texas Instruments Incorporated Process for fabricating quantum-well devices utilizing etch and refill techniques

Also Published As

Publication number Publication date
JPH0543287B2 (2) 1993-07-01
AU5884686A (en) 1987-05-21
IN168426B (2) 1991-03-30
AU576086B2 (en) 1988-08-11
CN86107855B (zh) 1988-06-29
US4654119A (en) 1987-03-31
CN86107855A (zh) 1987-08-19
EP0223032A3 (en) 1990-06-27
BR8605249A (pt) 1987-07-28
EP0223032A2 (en) 1987-05-27
JPS62126637A (ja) 1987-06-08

Similar Documents

Publication Publication Date Title
US4549927A (en) Method of selectively exposing the sidewalls of a trench and its use to the forming of a metal silicide substrate contact for dielectric filled deep trench isolated devices
CA1227456A (en) Method for making submicron mask openings using sidewall and lift-off techniques
US4801350A (en) Method for obtaining submicron features from optical lithography technology
EP0395330B1 (en) Method of forming an oxide liner and active area mask for selective epitaxial growth in an isolation trench
JPS62279677A (ja) 半導体装置の製造方法
EP0564191A2 (en) Structure and method for fabricating integrated circuits
KR100264502B1 (ko) 이중 포토레지스트층을 사용한 자기정렬 헤테로접합 바이폴라 트랜지스터의 제조방법 및 장치
US4612701A (en) Method to reduce the height of the bird's head in oxide isolated processes
JPH03129818A (ja) 半導体装置の製造方法
US4775644A (en) Zero bird-beak oxide isolation scheme for integrated circuits
EP1237185A2 (en) A method for manufacturing isolating structures
US4772569A (en) Method for forming oxide isolation films on french sidewalls
KR100228765B1 (ko) 셀 어퍼처 마스크 제조방법
JPH08335543A (ja) アライメントパターンの形成方法
KR0152951B1 (ko) 반도체 소자 제조방법
JPH0257701B2 (2)
JPS59191333A (ja) 半導体装置の製造方法
JPS6213047A (ja) 半導体装置の製造方法
KR100446279B1 (ko) 반도체장치의 트랜치 식각방법
JPH02283029A (ja) 半導体装置の製造方法
KR0134859B1 (ko) 반도체 소자의 콘택홀 형성방법
KR100203911B1 (ko) 반도체 소자의 소자분리막 형성방법
KR100400329B1 (ko) 반도체소자의소자분리산화막형성방법
KR100480231B1 (ko) 반도체장치의 필드 산화막 형성방법
JPH088196A (ja) タングステンのパターン形成方法

Legal Events

Date Code Title Description
MKEX Expiry