CA1325852C - Systeme de traitement vectoriel massivement parallele - Google Patents

Systeme de traitement vectoriel massivement parallele

Info

Publication number
CA1325852C
CA1325852C CA000616167A CA616167A CA1325852C CA 1325852 C CA1325852 C CA 1325852C CA 000616167 A CA000616167 A CA 000616167A CA 616167 A CA616167 A CA 616167A CA 1325852 C CA1325852 C CA 1325852C
Authority
CA
Canada
Prior art keywords
stage
shift
signal
storage means
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000616167A
Other languages
English (en)
Inventor
Robert S. Grondalski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Quantum Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/909,013 external-priority patent/US4985832A/en
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Priority to CA000616167A priority Critical patent/CA1325852C/fr
Application granted granted Critical
Publication of CA1325852C publication Critical patent/CA1325852C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
CA000616167A 1986-09-18 1991-09-19 Systeme de traitement vectoriel massivement parallele Expired - Fee Related CA1325852C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000616167A CA1325852C (fr) 1986-09-18 1991-09-19 Systeme de traitement vectoriel massivement parallele

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US06/909,013 US4985832A (en) 1986-09-18 1986-09-18 SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors
US909,013 1986-09-18
CA000547188A CA1292076C (fr) 1986-09-18 1987-09-17 Processeur vectoriel massivement parallele
CA000616167A CA1325852C (fr) 1986-09-18 1991-09-19 Systeme de traitement vectoriel massivement parallele

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA000547188A Division CA1292076C (fr) 1986-09-18 1987-09-17 Processeur vectoriel massivement parallele

Publications (1)

Publication Number Publication Date
CA1325852C true CA1325852C (fr) 1994-01-04

Family

ID=25671513

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000616167A Expired - Fee Related CA1325852C (fr) 1986-09-18 1991-09-19 Systeme de traitement vectoriel massivement parallele

Country Status (1)

Country Link
CA (1) CA1325852C (fr)

Similar Documents

Publication Publication Date Title
US5305462A (en) Mechanism for broadcasting data in a massively parallell array processing system
US5481749A (en) Shift register divided into a number of cells and a number of stages within each cell to permit bit and multiple bit shifting
US5146606A (en) Systems for interconnecting and configuring plurality of memory elements by control of mode signals
US5230079A (en) Massively parallel array processing system with processors selectively accessing memory module locations using address in microword or in address register
US3979728A (en) Array processors
US5165023A (en) Parallel processing system with processor array and network communications system for transmitting messages of variable length
US3970993A (en) Cooperative-word linear array parallel processor
US4873626A (en) Parallel processing system with processor array having memory system included in system memory
EP0314277B1 (fr) Calculateur en réseau fonctionnant en SIMD
US4891787A (en) Parallel processing system with processor array having SIMD/MIMD instruction processing
KR0125623B1 (ko) 데이타 프로세서 및 데이타 처리방법
US5418970A (en) Parallel processing system with processor array with processing elements addressing associated memories using host supplied address value and base register content
EP0016523B1 (fr) Unité de traitement de données et système de traitement de données comprenant plusieurs de ces unités de traitement de données
JPH0740252B2 (ja) マルチプロセツサシステム
US4745546A (en) Column shorted and full array shorted functional plane for use in a modular array processor and method for using same
GB2122781A (en) Multimicroprocessor systems
GB2062915A (en) Parallel array processor system
US6108763A (en) Simultaneous parity generating/reading circuit for massively parallel processing systems
CA1312960C (fr) Systeme de traitement en faisceau massivement parallele
CA1325852C (fr) Systeme de traitement vectoriel massivement parallele
US5153521A (en) Broken wire detector for use in a massively parallel array processing system
EP0493377A2 (fr) Processeur massivement parallèle en forme de réseau
EP0577813B1 (fr) Circuit de parite et de normalisation haute vitesse des bus de donnees pour un systeme de traitement en parallele d'un grand nombre d'instructions
EP0800133A1 (fr) Circuit de parité et de normalisation haute vitesse des bus de données pour un système de traitement en parallèle d'un grand nombre d'instructions
US20070169022A1 (en) Processor having multiple instruction sources and execution modes

Legal Events

Date Code Title Description
MKLA Lapsed