CA2000435A1 - Systeme de controle sequentiel des renvois a une memoire centrale - Google Patents

Systeme de controle sequentiel des renvois a une memoire centrale

Info

Publication number
CA2000435A1
CA2000435A1 CA2000435A CA2000435A CA2000435A1 CA 2000435 A1 CA2000435 A1 CA 2000435A1 CA 2000435 A CA2000435 A CA 2000435A CA 2000435 A CA2000435 A CA 2000435A CA 2000435 A1 CA2000435 A1 CA 2000435A1
Authority
CA
Canada
Prior art keywords
serialization
particular cpu
cpus
main storage
fetch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2000435A
Other languages
English (en)
Other versions
CA2000435C (fr
Inventor
Aiichiro Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of CA2000435A1 publication Critical patent/CA2000435A1/fr
Application granted granted Critical
Publication of CA2000435C publication Critical patent/CA2000435C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
CA002000435A 1988-10-12 1989-10-11 Systeme de controle sequentiel des renvois a une memoire centrale Expired - Fee Related CA2000435C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63-256604 1988-10-12
JP63256604A JPH02103656A (ja) 1988-10-12 1988-10-12 主記憶参照の遂次化制御方式

Publications (2)

Publication Number Publication Date
CA2000435A1 true CA2000435A1 (fr) 1990-04-12
CA2000435C CA2000435C (fr) 1996-04-09

Family

ID=17294939

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002000435A Expired - Fee Related CA2000435C (fr) 1988-10-12 1989-10-11 Systeme de controle sequentiel des renvois a une memoire centrale

Country Status (7)

Country Link
US (1) US5297267A (fr)
EP (1) EP0364226B1 (fr)
JP (1) JPH02103656A (fr)
KR (1) KR930003444B1 (fr)
AU (1) AU614190B2 (fr)
CA (1) CA2000435C (fr)
DE (1) DE68926374T2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6108755A (en) * 1990-09-18 2000-08-22 Fujitsu Limited Asynchronous access system to a shared storage
JP3141948B2 (ja) * 1990-09-18 2001-03-07 富士通株式会社 計算機システム
FR2678400B1 (fr) * 1991-06-27 1995-08-04 Texas Instruments France Processeur de protocole destine a l'execution d'un ensemble d'instructions en un nombre reduit d'operation.
JPH06168263A (ja) * 1992-11-30 1994-06-14 Fujitsu Ltd ベクトル処理装置
US5787488A (en) * 1993-04-22 1998-07-28 Analog Devices, Inc. Multi-phase multi-access pipeline memory system
TW353732B (en) * 1994-03-31 1999-03-01 Ibm Processing system and method of operation
US5751945A (en) * 1995-10-02 1998-05-12 International Business Machines Corporation Method and system for performance monitoring stalls to identify pipeline bottlenecks and stalls in a processing system
US5729726A (en) * 1995-10-02 1998-03-17 International Business Machines Corporation Method and system for performance monitoring efficiency of branch unit operation in a processing system
US5797019A (en) * 1995-10-02 1998-08-18 International Business Machines Corporation Method and system for performance monitoring time lengths of disabled interrupts in a processing system
US5748855A (en) * 1995-10-02 1998-05-05 Iinternational Business Machines Corporation Method and system for performance monitoring of misaligned memory accesses in a processing system
US5949971A (en) * 1995-10-02 1999-09-07 International Business Machines Corporation Method and system for performance monitoring through identification of frequency and length of time of execution of serialization instructions in a processing system
US5691920A (en) * 1995-10-02 1997-11-25 International Business Machines Corporation Method and system for performance monitoring of dispatch unit efficiency in a processing system
US5752062A (en) * 1995-10-02 1998-05-12 International Business Machines Corporation Method and system for performance monitoring through monitoring an order of processor events during execution in a processing system

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4152764A (en) * 1977-03-16 1979-05-01 International Business Machines Corporation Floating-priority storage control for processors in a multi-processor system
FR2474201B1 (fr) * 1980-01-22 1986-05-16 Bull Sa Procede et dispositif pour gerer les conflits poses par des acces multiples a un meme cache d'un systeme de traitement numerique de l'information comprenant au moins deux processus possedant chacun un cache
US4587609A (en) * 1983-07-01 1986-05-06 Honeywell Information Systems Inc. Lockout operation among asynchronous accessers of a shared computer system resource
JPS6079460A (ja) * 1983-10-07 1985-05-07 Nec Corp 密結合多重演算装置における制御方式
US4745548A (en) * 1984-02-17 1988-05-17 American Telephone And Telegraph Company, At&T Bell Laboratories Decentralized bus arbitration using distributed arbiters having circuitry for latching lockout signals gated from higher priority arbiters
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4794521A (en) * 1985-07-22 1988-12-27 Alliant Computer Systems Corporation Digital computer with cache capable of concurrently handling multiple accesses from parallel processors
US4775955A (en) * 1985-10-30 1988-10-04 International Business Machines Corporation Cache coherence mechanism based on locking
JPH07104834B2 (ja) * 1986-06-18 1995-11-13 富士通株式会社 処理装置間ロック制御システム
US4991090A (en) * 1987-05-18 1991-02-05 International Business Machines Corporation Posting out-of-sequence fetches
US4984153A (en) * 1988-04-27 1991-01-08 Unisys Corporation Storage locking control for a plurality of processors which share a common storage unit
US5043886A (en) * 1988-09-16 1991-08-27 Digital Equipment Corporation Load/store with write-intent for write-back caches
US4965717A (en) * 1988-12-09 1990-10-23 Tandem Computers Incorporated Multiple processor system having shared memory with private-write capability

Also Published As

Publication number Publication date
KR930003444B1 (ko) 1993-04-29
DE68926374D1 (de) 1996-06-05
AU4283989A (en) 1990-07-19
JPH0564825B2 (fr) 1993-09-16
CA2000435C (fr) 1996-04-09
KR900006872A (ko) 1990-05-09
EP0364226A3 (fr) 1992-07-08
JPH02103656A (ja) 1990-04-16
DE68926374T2 (de) 1996-11-14
EP0364226A2 (fr) 1990-04-18
AU614190B2 (en) 1991-08-22
EP0364226B1 (fr) 1996-05-01
US5297267A (en) 1994-03-22

Similar Documents

Publication Publication Date Title
CA2000435A1 (fr) Systeme de controle sequentiel des renvois a une memoire centrale
CA2011807A1 (fr) Systeme de traitement de bases de donnees a multiprocesseur
US4495571A (en) Data processing system having synchronous bus wait/retry cycle
US4484271A (en) Microprogrammed system having hardware interrupt apparatus
US5455958A (en) Rendering context manager for display adapters
CA2080956A1 (fr) Dispositif pour reduire les demandes d'interruption repetees
JPS58134360A (ja) デ−タ処理サブシステム
CA2340969A1 (fr) Technique de remplacement d'un pilote de peripherique pendant le fonctionnement d'un systeme
US5291608A (en) Display adapter event handler with rendering context manager
US4293908A (en) Data processing system having direct memory access bus cycle
JPH028951A (ja) 対称的な多プロセッサ制御構成体
EP0343343A3 (fr) Circuit de bloquage pour une mémoire tampon additionnelle
JPS5642804A (en) Sequence controller
US4383295A (en) Data processing system having data entry backspace character apparatus
US5708783A (en) Data bus arbiter for pipelined transactions on a split bus
EP0290533A1 (fr) Systeme d'entree/sortie pour alleger les fonctions du systeme d'exploitation.
JPS54155732A (en) Information processing system
JPS6180448A (ja) ダイレクトメモリアクセス制御方式
JPS61241853A (ja) キヤツシユ・メモリ制御方式
JPS58117041A (ja) パタ−ン情報格納・制御方式
JPS5996585A (ja) 記憶制御方式
JPH04215134A (ja) 割込みマネジャおよび割込み処理方法
JPS5849903B2 (ja) 計算機並列接続システム
JPH01280858A (ja) 主記憶装置のロック制御方式
JPH01233544A (ja) データ転送方式

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed