CA2007640A1 - Systeme d'annulation de demandes - Google Patents

Systeme d'annulation de demandes

Info

Publication number
CA2007640A1
CA2007640A1 CA2007640A CA2007640A CA2007640A1 CA 2007640 A1 CA2007640 A1 CA 2007640A1 CA 2007640 A CA2007640 A CA 2007640A CA 2007640 A CA2007640 A CA 2007640A CA 2007640 A1 CA2007640 A1 CA 2007640A1
Authority
CA
Canada
Prior art keywords
access
request
access request
address
bank
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2007640A
Other languages
English (en)
Other versions
CA2007640C (fr
Inventor
Hiroshi Komatsuda
Hidehiko Nishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2007640A1 publication Critical patent/CA2007640A1/fr
Application granted granted Critical
Publication of CA2007640C publication Critical patent/CA2007640C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA002007640A 1989-01-17 1990-01-12 Systeme d'annulation de demandes Expired - Fee Related CA2007640C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8064/1989 1989-01-17
JP1008064A JPH0740241B2 (ja) 1989-01-17 1989-01-17 リクエストキャンセル方式

Publications (2)

Publication Number Publication Date
CA2007640A1 true CA2007640A1 (fr) 1990-07-17
CA2007640C CA2007640C (fr) 1996-08-06

Family

ID=11682917

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002007640A Expired - Fee Related CA2007640C (fr) 1989-01-17 1990-01-12 Systeme d'annulation de demandes

Country Status (7)

Country Link
US (1) US5555560A (fr)
EP (1) EP0379316B1 (fr)
JP (1) JPH0740241B2 (fr)
KR (1) KR930001022B1 (fr)
AU (1) AU613551B2 (fr)
CA (1) CA2007640C (fr)
DE (1) DE69021596T2 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5721871A (en) * 1996-02-09 1998-02-24 Motorola, Inc. Memory system ensuring coherency for memory buffers in a data communication system
US6789155B2 (en) * 2001-08-29 2004-09-07 Micron Technology, Inc. System and method for controlling multi-bank embedded DRAM

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58222361A (ja) * 1982-06-18 1983-12-24 Fujitsu Ltd デ−タ処理システムにおけるアクセス要求の優先順位決定制御方式
JPS58225432A (ja) * 1982-06-24 1983-12-27 Toshiba Corp 要求バツフア装置
JPS6015771A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd ベクトルプロセッサ
JPS60120449A (ja) * 1983-12-01 1985-06-27 Fujitsu Ltd アクセス処理方式
JPS618785A (ja) * 1984-06-21 1986-01-16 Fujitsu Ltd 記憶装置アクセス制御方式
JPS61150059A (ja) * 1984-12-24 1986-07-08 Sony Corp デ−タ処理装置
US4745545A (en) * 1985-06-28 1988-05-17 Cray Research, Inc. Memory reference control in a multiprocessor
JPS62115571A (ja) * 1985-11-15 1987-05-27 Fujitsu Ltd ベクトルアクセス制御方式
JPS6356754A (ja) * 1986-08-28 1988-03-11 Toshiba Corp 入出力チヤネル
JPS63109566A (ja) * 1986-10-28 1988-05-14 Nec Corp 主記憶アクセス制御方式
US4802125A (en) * 1986-11-21 1989-01-31 Nec Corporation Memory access control apparatus
JPS63236153A (ja) * 1987-03-24 1988-10-03 Nec Corp 記憶装置
US4800535A (en) * 1987-04-28 1989-01-24 Aptec Computer Systems, Inc. Interleaved memory addressing system and method using a parity signal
DE3856175T2 (de) * 1987-06-05 1998-12-17 Mitsubishi Denki K.K., Tokio/Tokyo Digitales Signalverarbeitungssystem in dem ein Prozessor unter Kontrolle eines Hosts auf zwei Befehlsspeicher zugreift
US5214769A (en) * 1987-12-24 1993-05-25 Fujitsu Limited Multiprocessor control system
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage

Also Published As

Publication number Publication date
CA2007640C (fr) 1996-08-06
AU613551B2 (en) 1991-08-01
KR930001022B1 (ko) 1993-02-12
DE69021596D1 (de) 1995-09-21
AU4798590A (en) 1990-07-26
JPH0740241B2 (ja) 1995-05-01
KR900012167A (ko) 1990-08-03
JPH02188846A (ja) 1990-07-24
EP0379316A3 (fr) 1992-01-29
US5555560A (en) 1996-09-10
DE69021596T2 (de) 1996-01-18
EP0379316A2 (fr) 1990-07-25
EP0379316B1 (fr) 1995-08-16

Similar Documents

Publication Publication Date Title
EP0422656B1 (fr) Système de traitement d'information
EP0072179B1 (fr) Effacement d'adresses invalides dans une mémoire cache
US4847804A (en) Apparatus and method for data copy consistency in a multi-cache data processing unit
CA2388740A1 (fr) Controleur de sdram pour architecture de processeur parallele
CA2097540A1 (fr) Acces a des donnees eloignees dans une memoire repartie
GR3030574T3 (en) System for backing-up data for rollback.
CA2280172A1 (fr) Systeme de traitement de donnees a acces a la memoire non uniforme (numa) permettant la retenue et le renvoi des requetes a un noeud de traitement cible en reponse a une tentativede relance d'operation
EP1006445A3 (fr) Expansion dynamique d'un système de matrice d'unités de stockage de données
CA2384254A1 (fr) Discrimination de traduction a haute resolution
JPS643755A (en) Cache memory control system
EP0345000A3 (fr) Système de traitement de données avec sources d'accès à différents débits
CA2057446A1 (fr) Commande d'acces a une memoire commune et d'acces a des structures de donnees
CA1273123C (fr) Systeme de controle d'acces vectoriel
US5432923A (en) Memory access control device capable of carrying out data transfer between main memory and expanded memory with simple control
EP0343343A3 (fr) Circuit de bloquage pour une mémoire tampon additionnelle
CA2007640A1 (fr) Systeme d'annulation de demandes
KR930008639A (ko) 메모리 콘트롤라 및 데이타 처리 시스템
EP0388032A3 (fr) Commande de mémoire dans des systèmes multiprocesseurs à antémémoires
JPS6398749A (ja) デ−タ処理装置
EP0334479A3 (fr) Dispositif pseudo-set-associatif d'antémémorisation
RU93052160A (ru) Полупроводниковая память
JPS6467652A (en) Cache memory eliminating data discordance
EP0268231A3 (fr) Système de collection de données d'état de ligne pour une central téléphonique
JPH0769865B2 (ja) 情報処理装置
JPS649548A (en) Cache memory device

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed