CA2015514A1 - Systeme a commutation de paquets a commutateur de bus matriciel - Google Patents

Systeme a commutation de paquets a commutateur de bus matriciel

Info

Publication number
CA2015514A1
CA2015514A1 CA2015514A CA2015514A CA2015514A1 CA 2015514 A1 CA2015514 A1 CA 2015514A1 CA 2015514 A CA2015514 A CA 2015514A CA 2015514 A CA2015514 A CA 2015514A CA 2015514 A1 CA2015514 A1 CA 2015514A1
Authority
CA
Canada
Prior art keywords
packet
matrix switch
transfer
switching system
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2015514A
Other languages
English (en)
Other versions
CA2015514C (fr
Inventor
Mitsuru Tsuboi
Susumu Tominaga
Akira Takeyama
Satoshi Nojima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP21574589A external-priority patent/JP2862581B2/ja
Priority claimed from JP1238204A external-priority patent/JPH03101341A/ja
Priority claimed from JP1315588A external-priority patent/JPH03175845A/ja
Priority claimed from JP479090A external-priority patent/JP2785990B2/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of CA2015514A1 publication Critical patent/CA2015514A1/fr
Application granted granted Critical
Publication of CA2015514C publication Critical patent/CA2015514C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/102—Packet switching elements characterised by the switching fabric construction using shared medium, e.g. bus or ring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3018—Input queuing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CA002015514A 1989-08-22 1990-04-26 Systeme a commutation de paquets a commutateur de bus matriciel Expired - Fee Related CA2015514C (fr)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP215745/1989 1989-08-22
JP21574589A JP2862581B2 (ja) 1989-08-22 1989-08-22 パケット交換スイッチの転送制御方式
JP238204/1989 1989-09-13
JP1238204A JPH03101341A (ja) 1989-09-13 1989-09-13 パケット交換装置のデータ収集方式
JP315588/1989 1989-12-05
JP1315588A JPH03175845A (ja) 1989-12-05 1989-12-05 パケット交換スイッチにおけるパケット転送方式
JP4790/1990 1990-01-12
JP479090A JP2785990B2 (ja) 1990-01-12 1990-01-12 入出力ポートの状態管理機能を持ったパケット交換スイッチ

Publications (2)

Publication Number Publication Date
CA2015514A1 true CA2015514A1 (fr) 1991-02-22
CA2015514C CA2015514C (fr) 1996-08-06

Family

ID=27454162

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002015514A Expired - Fee Related CA2015514C (fr) 1989-08-22 1990-04-26 Systeme a commutation de paquets a commutateur de bus matriciel

Country Status (5)

Country Link
US (1) US5140582A (fr)
EP (1) EP0413899B1 (fr)
AU (1) AU612076B2 (fr)
CA (1) CA2015514C (fr)
DE (1) DE69032699T2 (fr)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL9000765A (nl) * 1990-04-02 1991-11-01 Apt Nederland Digitale schakelmodule voor datapakketten voor het toewijzen van lege pakketten aan kruispuntschakelaar.
JPH04281642A (ja) * 1991-03-11 1992-10-07 Fujitsu Ltd 共用バッファを用いたクロスポイント型スイッチ装置
US5398245A (en) * 1991-10-04 1995-03-14 Bay Networks, Inc. Packet processing method and apparatus
US5465331A (en) * 1992-12-23 1995-11-07 International Business Machines Corporation Apparatus having three separated and decentralized processors for concurrently and independently processing packets in a communication network
MX9308193A (es) * 1993-01-29 1995-01-31 Ericsson Telefon Ab L M Conmutador atm de acceso controlado.
US5546391A (en) * 1993-03-04 1996-08-13 International Business Machines Corporation Central shared queue based time multiplexed packet switch with deadlock avoidance
FR2709222B1 (fr) * 1993-08-19 1995-09-15 Cit Alcatel Matrice de commutation à mode de transfert asynchrone.
SE9504231L (sv) 1995-11-27 1997-05-28 Ericsson Telefon Ab L M Kösystem för överföring av informatonspaket
US5777987A (en) * 1995-12-29 1998-07-07 Symbios, Inc. Method and apparatus for using multiple FIFOs to improve flow control and routing in a communications receiver
US5838684A (en) * 1996-02-22 1998-11-17 Fujitsu, Ltd. Low latency, high clock frequency plesioasynchronous packet-based crossbar switching chip system and method
US5991296A (en) * 1996-02-22 1999-11-23 Fujitsu, Ltd. Crossbar switch and method with reduced voltage swing and no internal blocking data path
US5963609A (en) * 1996-04-03 1999-10-05 United Microelectronics Corp. Apparatus and method for serial data communication between plurality of chips in a chip set
US6229812B1 (en) * 1996-10-28 2001-05-08 Paxonet Communications, Inc. Scheduling techniques for data cells in a data switch
US6295299B1 (en) * 1997-08-29 2001-09-25 Extreme Networks, Inc. Data path architecture for a LAN switch
US6747954B1 (en) 1997-12-19 2004-06-08 Telefonaktiebolaget Lm Ericsson (Publ) Asynchronous transfer mode switch providing pollstate status information
US6483831B1 (en) 1997-12-19 2002-11-19 Telefonaktiebolaget Lm Ericsson (Publ) Asynchronous transfer mode switch
US6044061A (en) * 1998-03-10 2000-03-28 Cabletron Systems, Inc. Method and apparatus for fair and efficient scheduling of variable-size data packets in an input-buffered multipoint switch
US6608813B1 (en) * 1998-11-04 2003-08-19 Agere Systems Inc Method and apparatus for achieving fault tolerance in packet switching systems with inverse multiplexing
JP2000151641A (ja) * 1998-11-13 2000-05-30 Sony Corp 伝送制御方法及び伝送装置
WO2000038383A2 (fr) * 1998-12-18 2000-06-29 Telefonaktiebolaget Lm Ericsson (Publ) Gestionnaire ip destine aux plates-formes de telecommunications avec grappe de processeurs
JP2001045030A (ja) * 1999-07-29 2001-02-16 Nec Corp 接続制御装置
DE10105935B4 (de) * 2000-02-09 2009-06-18 Nec Corp. Multimode-Scheduler, Vorrichtung mit einem Multimode-Scheduler und Multimode-Abwicklungsverfahren
JP3766779B2 (ja) * 2000-03-31 2006-04-19 シャープ株式会社 自己同期型データ伝送装置およびこれを用いたデータ駆動型情報処理装置
JP3511988B2 (ja) * 2000-08-10 2004-03-29 日本電気株式会社 フレーム転送装置、フレーム転送方法、フレーム転送システム
US7016369B2 (en) * 2000-12-22 2006-03-21 Telefonaktiebolaget Lm Ericsson (Publ) Binding information for telecommunications network
US6912390B2 (en) * 2000-12-22 2005-06-28 Telefonaktiebolaget Lm Ericsson Connection handling in SRNC relocation
JP3914771B2 (ja) * 2002-01-09 2007-05-16 株式会社日立製作所 パケット通信装置及びパケットデータ転送制御方法
US20050177660A1 (en) * 2004-02-05 2005-08-11 Rajesh Mamidwar Method and system for merged rate-smoothing buffer with burst buffer
JP2008234059A (ja) * 2007-03-16 2008-10-02 Fujitsu Ltd データ転送装置および情報処理システム
WO2014051039A1 (fr) 2012-09-27 2014-04-03 京セラ株式会社 Système de gestion, procédé de gestion et dispositif

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621359A (en) * 1984-10-18 1986-11-04 Hughes Aircraft Company Load balancing for packet switching nodes
US4646292A (en) * 1985-10-01 1987-02-24 Aetna Telecommunications Laboratories Link controller
US4754451A (en) * 1986-08-06 1988-06-28 American Telephone And Telegraph Company, At&T Bell Laboratories N-by-N "knockout" switch for a high-performance packet switching system with variable length packets
US4760570A (en) * 1986-08-06 1988-07-26 American Telephone & Telegraph Company, At&T Bell Laboratories N-by-N "knockout" switch for a high-performance packet switching system
US4918686A (en) * 1987-07-27 1990-04-17 Hitachi, Ltd. Data transfer network suitable for use in a parallel computer
GB8810094D0 (en) * 1988-04-28 1988-06-02 Plessey Co Plc Asychronous time division network
US4862454A (en) * 1988-07-15 1989-08-29 International Business Machines Corporation Switching method for multistage interconnection networks with hot spot traffic

Also Published As

Publication number Publication date
US5140582A (en) 1992-08-18
DE69032699T2 (de) 1999-04-15
EP0413899B1 (fr) 1998-10-14
EP0413899A3 (fr) 1994-12-21
CA2015514C (fr) 1996-08-06
AU612076B2 (en) 1991-06-27
EP0413899A2 (fr) 1991-02-27
DE69032699D1 (de) 1998-11-19
AU5453890A (en) 1991-02-28

Similar Documents

Publication Publication Date Title
AU639961B2 (en) Restoration of correct cell sequence in atm system
AU5453890A (en) Packet switching system having bus matrix switch
AU4469093A (en) Electronic washer control including automatice balance, spin and brake operations
EP0437039A3 (en) Low power, ttl level cmos input buffer with hysteresis
GB2272588B (en) NCMOS-A high performance logic circuit
EP0652685A3 (fr) Dispositif de commutation selon le mode de transfert asynchrone.
EP0337595A3 (fr) Circuit intégré à fiche de raccordement configurable
JPS5427741A (en) Information processing organization
DE3878647D1 (de) Vermittlungsknoten fuer die vermittlung von in datenpaketen uebertragenen datensignalen.
FI890412A7 (fi) Integroitu piiri, joka käsittää logiikkapiirejä ja ainakin yhden vuorovaiheasteen
EP0622903A3 (fr) Circuit tampon d'entrée muni d'un mode repos et d'une fonction de maintien de bus.
CA2043073A1 (fr) Tampon premier entre premier sorti
CA2085753A1 (fr) Puce de multiplexage temporel et sa methode de fonctionnement
JPS57129536A (en) Variable logic device
JPS57138220A (en) Data input equipment for logical circuit
GB2281475A (en) Digital switching system interconnecting buses with incompatible protocols
SU1753919A1 (ru) Триггерное устройство
AU4884190A (en) Register and arithmetic logic unit
AU1877888A (en) One or more input asynchronous register
GB8918991D0 (en) Cmos input buffer circuit
JPS5769344A (en) Controller of stored program
JPS5589642A (en) Air conditioner
PT89168A (pt) Ligacao de comando dum tiristor de desligacao da porta de entrada
JPS57142076A (en) Video switching device
JPH07104772B2 (ja) 集積回路

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed