CA2018271A1 - Dispositif numerique de correction d'erreurs dans un additionneur binaire comportant des unites de pre-analyse a report de blocs - Google Patents

Dispositif numerique de correction d'erreurs dans un additionneur binaire comportant des unites de pre-analyse a report de blocs

Info

Publication number
CA2018271A1
CA2018271A1 CA 2018271 CA2018271A CA2018271A1 CA 2018271 A1 CA2018271 A1 CA 2018271A1 CA 2018271 CA2018271 CA 2018271 CA 2018271 A CA2018271 A CA 2018271A CA 2018271 A1 CA2018271 A1 CA 2018271A1
Authority
CA
Canada
Prior art keywords
carry
generator
block
ahead
block carry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2018271
Other languages
English (en)
Other versions
CA2018271C (fr
Inventor
Masayuki Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2018271A1 publication Critical patent/CA2018271A1/fr
Application granted granted Critical
Publication of CA2018271C publication Critical patent/CA2018271C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2226—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test ALU

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Detection And Correction Of Errors (AREA)
  • Advance Control (AREA)
  • Error Detection And Correction (AREA)
  • Complex Calculations (AREA)
CA 2018271 1989-06-06 1990-06-05 Dispositif numerique de correction d'erreurs dans un additionneur binaire comportant des unites de pre-analyse a report de blocs Expired - Fee Related CA2018271C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1142226A JP2621480B2 (ja) 1989-06-06 1989-06-06 加算回路検査装置
JP1-142226 1989-06-06

Publications (2)

Publication Number Publication Date
CA2018271A1 true CA2018271A1 (fr) 1990-12-06
CA2018271C CA2018271C (fr) 1997-09-30

Family

ID=15310349

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2018271 Expired - Fee Related CA2018271C (fr) 1989-06-06 1990-06-05 Dispositif numerique de correction d'erreurs dans un additionneur binaire comportant des unites de pre-analyse a report de blocs

Country Status (4)

Country Link
EP (1) EP0401783B1 (fr)
JP (1) JP2621480B2 (fr)
CA (1) CA2018271C (fr)
DE (1) DE69032142T2 (fr)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1524141A1 (de) * 1965-04-05 1970-07-09 Ibm Schaltungsanordnung zur schnellen Parallel-Addition binaerer Operanden
US3470366A (en) * 1967-01-13 1969-09-30 Ibm Fast flush adder
US3925647A (en) * 1974-09-30 1975-12-09 Honeywell Inf Systems Parity predicting and checking logic for carry look-ahead binary adder
US4084253A (en) * 1977-01-03 1978-04-11 Honeywell Information Systems Inc. Current mode arithmetic logic circuit with parity prediction and checking
US4081860A (en) * 1977-01-03 1978-03-28 Honeywell Information Systems Inc. Current mode 4-bit arithmetic logic unit with parity
JPS55946A (en) * 1978-06-19 1980-01-07 Fujitsu Ltd Adder with parity generating circuit part for binary-decimal addition result

Also Published As

Publication number Publication date
CA2018271C (fr) 1997-09-30
EP0401783B1 (fr) 1998-03-18
EP0401783A2 (fr) 1990-12-12
JPH038019A (ja) 1991-01-16
JP2621480B2 (ja) 1997-06-18
DE69032142D1 (de) 1998-04-23
EP0401783A3 (fr) 1991-10-30
DE69032142T2 (de) 1998-10-08

Similar Documents

Publication Publication Date Title
CA2193028A1 (fr) Methode et dispositif pour autoriser de facon sure l'execution d'une operation dans un systeme reparti tel qu'une machine a affranchir
EP0752654A3 (fr) Circuit et procédé de génération de sommes de contrÔle
GB2185605A (en) Optimally partitioned regenerative carry lookahead adder
JPH0375901B2 (fr)
US4805131A (en) BCD adder circuit
GB1533028A (en) Arithmetic units
EP0442356A3 (fr) Additionneur de colonne à délai pesé et son procédé de construction
WO1995005633A3 (fr) Additionneurs de report-lecture anticipee a nombre d'etages reduit
EP0347029A3 (fr) Circuit binaire à retenue anticipée
CA2018271A1 (fr) Dispositif numerique de correction d'erreurs dans un additionneur binaire comportant des unites de pre-analyse a report de blocs
JP2554452B2 (ja) 自己検査型補数加算器ユニット
CA1232072A (fr) Circuit de multiplication utilisant un multiplicateur et un additionneur a report
US6546411B1 (en) High-speed radix 100 parallel adder
CA2032435A1 (fr) Additionneur haute performance a prediction des reports
GB963429A (en) Electronic binary parallel adder
CA2151255A1 (fr) Systeme de retablissement de relations dans une base de donnees en cas d'erreur
EP0361886A3 (fr) Unité de calcul à virgule flottante
CA2013057A1 (fr) Reseau de synthese logique a chaines multiples de selection de signaux fictifs
JPH0610787B2 (ja) 乗算処理装置
JPS6478322A (en) Multi-input adder
KR100297558B1 (ko) 32비트 고속 병렬 곱셈기
EP0724212A2 (fr) Circuit pour calcul d'adresse dans un cycle
SU1674103A1 (ru) Устройство дл управлени нормализацией
SU1180880A1 (ru) Параллельный сумматор кодов фибоначчи
JPS5750395A (en) Adding system of check bit

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed