CA2043555A1 - Methode de modification pour systeme de traitement insensible aux defaillances - Google Patents

Methode de modification pour systeme de traitement insensible aux defaillances

Info

Publication number
CA2043555A1
CA2043555A1 CA2043555A CA2043555A CA2043555A1 CA 2043555 A1 CA2043555 A1 CA 2043555A1 CA 2043555 A CA2043555 A CA 2043555A CA 2043555 A CA2043555 A CA 2043555A CA 2043555 A1 CA2043555 A1 CA 2043555A1
Authority
CA
Canada
Prior art keywords
processors
slow
cycle
bus clock
fast
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2043555A
Other languages
English (en)
Other versions
CA2043555C (fr
Inventor
Paul Theo Maria Reynders
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent NV
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2043555A1 publication Critical patent/CA2043555A1/fr
Application granted granted Critical
Publication of CA2043555C publication Critical patent/CA2043555C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
CA002043555A 1990-06-01 1991-05-30 Methode de modification pour systeme de traitement insensible aux defaillances Expired - Fee Related CA2043555C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP90201393A EP0459035B1 (fr) 1990-06-01 1990-06-01 Méthode pour modifier un système de traitement à tolérance de fautes
EP90201393.7 1990-06-01

Publications (2)

Publication Number Publication Date
CA2043555A1 true CA2043555A1 (fr) 1991-12-02
CA2043555C CA2043555C (fr) 1995-06-20

Family

ID=8205025

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002043555A Expired - Fee Related CA2043555C (fr) 1990-06-01 1991-05-30 Methode de modification pour systeme de traitement insensible aux defaillances

Country Status (8)

Country Link
US (1) US5287492A (fr)
EP (1) EP0459035B1 (fr)
JP (1) JPH04232535A (fr)
AT (1) ATE127598T1 (fr)
AU (1) AU643287B2 (fr)
CA (1) CA2043555C (fr)
DE (1) DE69022221T2 (fr)
ES (1) ES2079433T3 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6157967A (en) * 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands
US5838894A (en) * 1992-12-17 1998-11-17 Tandem Computers Incorporated Logical, fail-functional, dual central processor units formed from three processor units
JPH0773059A (ja) * 1993-03-02 1995-03-17 Tandem Comput Inc フォールトトレラント型コンピュータシステム
US5473771A (en) * 1993-09-01 1995-12-05 At&T Corp. Fault-tolerant processing system architecture
US5758132A (en) * 1995-03-29 1998-05-26 Telefonaktiebolaget Lm Ericsson Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals
DE19620622A1 (de) * 1996-05-22 1997-11-27 Siemens Ag Verfahren zur Synchronisation von Programmen auf unterschiedlichen Computern eines Verbundes
GB2359385B (en) * 2000-02-16 2004-04-07 Data Connection Ltd Method for upgrading running software processes without compromising fault-tolerance
US6687849B1 (en) 2000-06-30 2004-02-03 Cisco Technology, Inc. Method and apparatus for implementing fault-tolerant processing without duplicating working process
US9547328B2 (en) * 2014-02-12 2017-01-17 Ge-Hitachi Nuclear Energy Americas Llc Methods and apparatuses for reducing common mode failures of nuclear safety-related software control systems

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1269827B (de) * 1965-09-09 1968-06-06 Siemens Ag Verfahren und Zusatzeinrichtung zur Synchronisierung von parallel arbeitenden Datenverarbeitungsanlagen
NL153059B (nl) * 1967-01-23 1977-04-15 Bell Telephone Mfg Automatisch telecommunicatie-schakelstelsel.
SE347826B (fr) * 1970-11-20 1972-08-14 Ericsson Telefon Ab L M
US3810119A (en) * 1971-05-04 1974-05-07 Us Navy Processor synchronization scheme
BE790654A (fr) * 1971-10-28 1973-04-27 Siemens Ag Systeme de traitement avec des unites de systeme
DE2701924C3 (de) * 1977-01-19 1987-07-30 Standard Elektrik Lorenz Ag, 7000 Stuttgart Steuereinrichtung für spurgebundene Fahrzeuge
US4569017A (en) * 1983-12-22 1986-02-04 Gte Automatic Electric Incorporated Duplex central processing unit synchronization circuit
DE3431169A1 (de) * 1984-08-24 1986-03-06 Standard Elektrik Lorenz Ag, 7000 Stuttgart Verfahren zur synchronisation mehrerer parallelarbeitender rechner
ATE72719T1 (de) * 1986-03-12 1992-03-15 Siemens Ag Verfahren zum betrieb einer fehlergesicherten und hochverfuegbaren multiprozessor-zentraleinheit eines vermittlungssystemes.
US4797884A (en) * 1986-09-29 1989-01-10 Texas Instruments Incorporated Redundant device control unit
DE3638947C2 (de) * 1986-11-14 1995-08-31 Bosch Gmbh Robert Verfahren zur Synchronisation von Rechnern eines Mehrrechnersystems und Mehrrechnersystem
AU625293B2 (en) * 1988-12-09 1992-07-09 Tandem Computers Incorporated Synchronization of fault-tolerant computer system having multiple processors

Also Published As

Publication number Publication date
DE69022221T2 (de) 1996-04-04
US5287492A (en) 1994-02-15
ATE127598T1 (de) 1995-09-15
ES2079433T3 (es) 1996-01-16
AU7807091A (en) 1991-12-05
EP0459035A1 (fr) 1991-12-04
CA2043555C (fr) 1995-06-20
DE69022221D1 (de) 1995-10-12
AU643287B2 (en) 1993-11-11
JPH04232535A (ja) 1992-08-20
EP0459035B1 (fr) 1995-09-06

Similar Documents

Publication Publication Date Title
GB2345365B (en) Information processing system
KR900003705A (ko) 일부 및 시각의 보정방법
DK1062787T3 (da) Lokalt netværk, især Ethernet-netværk, med redundansegenskaber samt redundansmanager
EP0315303A3 (fr) Système à calculateur tolérant les fautes, doublé, à vérification d'erreur
JPS6451549A (en) Fault tolerant digital data processor having improved bus protocol
AU7807091A (en) Method of modifying a fault-tolerant processing system
DE69608124D1 (de) Prozessorunabhängige fehlerprüfungsanordnung
DE59104724D1 (de) Einrichtung zur funktionsüberwachung externer synchronisations-baugruppen in einem mehrrechnersystem.
CN1165843C (zh) 具有双重同步和异步组件的集成电路
JP2000517441A (ja) ２つの機能的に並列接続されたプロセッサの作動装置
JP2000353027A (ja) クロック制御方法およびそれを用いた電子回路装置
ATE230862T1 (de) Interface zum ankoppeln eines busteilnehmers an die busleitung eines bussystems
GB1518188A (en) Method and device for determining the phase position between signals
ATE205316T1 (de) Vorrichtung zum hierarchischen verbinden einer mehrzahl von funktionseinheiten in einem prozessor
KR960009672B1 (ko) 채널 유니트의 데이타 손실 방지 장치(apparatus for preventing data loss of channel unit)
KR860003527Y1 (ko) 다중 찬넬 시스템의 동기신호 발생회로
JPS6417515A (en) Phase comparator
JPS6457324A (en) Operation clock generator for microprocessor
JPS60160465A (ja) マルチインタラプト装置
KR920013179A (ko) 필드버스 인터페이스 보드의 데이타 송수신 회로
JPS6432549A (en) Gateway
Shipman Implementing relaxation labelling with neural networks.
THOMAS A HASP multi-leaving terminal simulator for the EAI PACER-100 digital processor[Final Report]
JPS6444570A (en) Bus control system
JPS6488615A (en) Stand-by control circuit for microcomputer

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed