ES2079433T3 - Metodo para modificar un sistema de procesamiento tolerante a fallos. - Google Patents

Metodo para modificar un sistema de procesamiento tolerante a fallos.

Info

Publication number
ES2079433T3
ES2079433T3 ES90201393T ES90201393T ES2079433T3 ES 2079433 T3 ES2079433 T3 ES 2079433T3 ES 90201393 T ES90201393 T ES 90201393T ES 90201393 T ES90201393 T ES 90201393T ES 2079433 T3 ES2079433 T3 ES 2079433T3
Authority
ES
Spain
Prior art keywords
processors
slow
cycle
bus clock
fast
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90201393T
Other languages
English (en)
Inventor
Paul Theo Maria Reynders
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Bell NV
Original Assignee
Bell Telephone Manufacturing Co NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bell Telephone Manufacturing Co NV filed Critical Bell Telephone Manufacturing Co NV
Application granted granted Critical
Publication of ES2079433T3 publication Critical patent/ES2079433T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)

Abstract

UN METODO PARA MODIFICAR EL SISTEMA DE PROCESO DE FALSA TOLERANCIA (FTS), INCLUYENDO DOS JUEGOS GEMELOS DE PROCESADORES (PA1/PA2; PB1/PB2) OPERANDO EN MICROSINCRONIZACION EN UN PROCESO DE FRECUENCIA PRIMARIA O BAJA (FL) Y CONECTADA A SU RESPECTIVO SISTEMA CONDUCTOR (BA; BB) OPERANDO EN UNA FRECUENCIA DE DISTRIBUCION (FB), MENOR QUE EL PROCESO DE FRECUENCIA PRINCIPAL (FL). EL METODO CONSISTE EN: SELECCION DE SISTEMAS DE CONDUCCION (BA), ASOCIADO A UNO O DOS JUEGOS DE PROCESADORES DE CONDUCCION "LENTA" (PA1/PA2); SUSTITUCION DEL OTRO JUEGO DE PROCESADORES "LENTO" (PB1/PB2) POR UN JUEGO DE PROCESADORES "RAPIDO" (PB1''/PB2''); SINCRONIZADO DEL FUNCIONAMIENTO DEL JUEGO "LENTO" RESTANTE CON EL "RAPIDO" MEDIANTE: EJECUCION POR CADA JUEGO (PA1/PA2; PB1''/PB2'') DE UN CICLO DE PROCESADO, DURANTE UN PRIMER CICLO (T1), EN LA FRECUENCIA DEL CONTADOR DE DISTRIBUCION (FB), Y GENERANDO UNA SEÑAL SINCRONIZADA (SA1; SB1), HASTA QUE UNO DE LOS JUEGOS EJ: EL MAS LENTO, FALLA EN LA EMISION DE LA ULTIMA SEÑAL DE SINCRONIZACION. EN CASO DE SOBREGRADACION DEL SISTEMA, SE LLEVAN A CABO FASES SIMILARES PARA SUSTITUIR EL JUEGO RESTANTE LENTO (PA1/PA2) POR OTRO JUEGO DE PROCESADORES RAPIDOS (PA1''/PA2'').
ES90201393T 1990-06-01 1990-06-01 Metodo para modificar un sistema de procesamiento tolerante a fallos. Expired - Lifetime ES2079433T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP90201393A EP0459035B1 (en) 1990-06-01 1990-06-01 Method for modifying a fault-tolerant processing system

Publications (1)

Publication Number Publication Date
ES2079433T3 true ES2079433T3 (es) 1996-01-16

Family

ID=8205025

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90201393T Expired - Lifetime ES2079433T3 (es) 1990-06-01 1990-06-01 Metodo para modificar un sistema de procesamiento tolerante a fallos.

Country Status (8)

Country Link
US (1) US5287492A (es)
EP (1) EP0459035B1 (es)
JP (1) JPH04232535A (es)
AT (1) ATE127598T1 (es)
AU (1) AU643287B2 (es)
CA (1) CA2043555C (es)
DE (1) DE69022221T2 (es)
ES (1) ES2079433T3 (es)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5914953A (en) * 1992-12-17 1999-06-22 Tandem Computers, Inc. Network message routing using routing table information and supplemental enable information for deadlock prevention
US6157967A (en) * 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands
JPH0773059A (ja) * 1993-03-02 1995-03-17 Tandem Comput Inc フォールトトレラント型コンピュータシステム
US5473771A (en) * 1993-09-01 1995-12-05 At&T Corp. Fault-tolerant processing system architecture
US5758132A (en) * 1995-03-29 1998-05-26 Telefonaktiebolaget Lm Ericsson Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals
DE19620622A1 (de) * 1996-05-22 1997-11-27 Siemens Ag Verfahren zur Synchronisation von Programmen auf unterschiedlichen Computern eines Verbundes
GB2359385B (en) * 2000-02-16 2004-04-07 Data Connection Ltd Method for upgrading running software processes without compromising fault-tolerance
US6687849B1 (en) 2000-06-30 2004-02-03 Cisco Technology, Inc. Method and apparatus for implementing fault-tolerant processing without duplicating working process
US9547328B2 (en) * 2014-02-12 2017-01-17 Ge-Hitachi Nuclear Energy Americas Llc Methods and apparatuses for reducing common mode failures of nuclear safety-related software control systems

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1269827B (de) * 1965-09-09 1968-06-06 Siemens Ag Verfahren und Zusatzeinrichtung zur Synchronisierung von parallel arbeitenden Datenverarbeitungsanlagen
NL153059B (nl) * 1967-01-23 1977-04-15 Bell Telephone Mfg Automatisch telecommunicatie-schakelstelsel.
SE347826B (es) * 1970-11-20 1972-08-14 Ericsson Telefon Ab L M
US3810119A (en) * 1971-05-04 1974-05-07 Us Navy Processor synchronization scheme
BE790654A (fr) * 1971-10-28 1973-04-27 Siemens Ag Systeme de traitement avec des unites de systeme
DE2701924C3 (de) * 1977-01-19 1987-07-30 Standard Elektrik Lorenz Ag, 7000 Stuttgart Steuereinrichtung für spurgebundene Fahrzeuge
US4569017A (en) * 1983-12-22 1986-02-04 Gte Automatic Electric Incorporated Duplex central processing unit synchronization circuit
DE3431169A1 (de) * 1984-08-24 1986-03-06 Standard Elektrik Lorenz Ag, 7000 Stuttgart Verfahren zur synchronisation mehrerer parallelarbeitender rechner
ATE72719T1 (de) * 1986-03-12 1992-03-15 Siemens Ag Verfahren zum betrieb einer fehlergesicherten und hochverfuegbaren multiprozessor-zentraleinheit eines vermittlungssystemes.
US4797884A (en) * 1986-09-29 1989-01-10 Texas Instruments Incorporated Redundant device control unit
DE3638947C2 (de) * 1986-11-14 1995-08-31 Bosch Gmbh Robert Verfahren zur Synchronisation von Rechnern eines Mehrrechnersystems und Mehrrechnersystem
AU625293B2 (en) * 1988-12-09 1992-07-09 Tandem Computers Incorporated Synchronization of fault-tolerant computer system having multiple processors

Also Published As

Publication number Publication date
AU7807091A (en) 1991-12-05
US5287492A (en) 1994-02-15
DE69022221T2 (de) 1996-04-04
AU643287B2 (en) 1993-11-11
JPH04232535A (ja) 1992-08-20
EP0459035B1 (en) 1995-09-06
ATE127598T1 (de) 1995-09-15
CA2043555C (en) 1995-06-20
CA2043555A1 (en) 1991-12-02
DE69022221D1 (de) 1995-10-12
EP0459035A1 (en) 1991-12-04

Similar Documents

Publication Publication Date Title
DE69122713D1 (de) Fehlertolerantes rechnersystem
KR950003948A (ko) 다중 주파수출력 클럭 발생기 시스템
KR900003705A (ko) 일부 및 시각의 보정방법
ES2079433T3 (es) Metodo para modificar un sistema de procesamiento tolerante a fallos.
CA2335709C (en) Synchronization of processors in a fault tolerant multi-processor system
RU2020572C1 (ru) Компьютерная система
EP0315303A3 (en) Duplicated fault-tolerant computer system with error checking
EP0747803A3 (en) Clock for a fail-fast, fail-functional, fault-tolerant multiprocessor system
SE8405090L (sv) Vlsi-krets som er uppdelad i isokrona regioner, sett for maskinell konstruktion av en sadan krets och sett for maskinell testning av en sadan krets
DK1062787T3 (da) Lokalt netværk, især Ethernet-netværk, med redundansegenskaber samt redundansmanager
WO2006007619A3 (de) Dezentrale fehlertolerante taktgenerierung in vlsi chips
SE8604262L (sv) Databehandlingsanordning bestaende av ett flertal parallellarbetande databehandlingsmoduler, multipel redundant klockanordning med ett antal inbordes sjelvsynkroniserande klockkretsar avsedd att anvendas i en sadan data
DE59104724D1 (de) Einrichtung zur funktionsüberwachung externer synchronisations-baugruppen in einem mehrrechnersystem.
CN1165843C (zh) 具有双重同步和异步组件的集成电路
JPH0314013A (ja) マルチプロセッサシステムにおけるパワーオンリセット回路
JP2000517441A (ja) ２つの機能的に並列接続されたプロセッサの作動装置
CN106168830A (zh) 一种串行背板总线节点间rtc时钟同步方法
CN103049038B (zh) 用于三取二安全系统的硬件时钟同步电路
JP2000353027A (ja) クロック制御方法およびそれを用いた電子回路装置
JPH0133864B2 (es)
DE50001066D1 (de) Interface zum ankoppeln eines busteilnehmers an die busleitung eines bussystems
ATE205316T1 (de) Vorrichtung zum hierarchischen verbinden einer mehrzahl von funktionseinheiten in einem prozessor
KR890009116A (ko) 데이타통신 시스템
KR0178494B1 (ko) 클럭신호 조절기를 가진 비동기 리셋 신호 동기장치
KR970004257B1 (ko) 다종 폴트발생시스템의 이중화제어회로

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 459035

Country of ref document: ES