CA2054247A1 - Circuit de demodulation pour signaux modules en phase - Google Patents

Circuit de demodulation pour signaux modules en phase

Info

Publication number
CA2054247A1
CA2054247A1 CA2054247A CA2054247A CA2054247A1 CA 2054247 A1 CA2054247 A1 CA 2054247A1 CA 2054247 A CA2054247 A CA 2054247A CA 2054247 A CA2054247 A CA 2054247A CA 2054247 A1 CA2054247 A1 CA 2054247A1
Authority
CA
Canada
Prior art keywords
coherent detection
detection circuit
quasi
interpolation
digital output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2054247A
Other languages
English (en)
Other versions
CA2054247C (fr
Inventor
Osamu Ichiyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2054247A1 publication Critical patent/CA2054247A1/fr
Application granted granted Critical
Publication of CA2054247C publication Critical patent/CA2054247C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029—Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332—Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0278—Band edge detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0024—Carrier regulation at the receiver end
    • H04L2027/0026—Correction of carrier offset
    • H04L2027/003—Correction of carrier offset at baseband only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0044—Control loops for carrier regulation
    • H04L2027/0046—Open loops
    • H04L2027/0048—Frequency multiplication

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
CA002054247A 1990-10-25 1991-10-25 Circuit de demodulation pour signaux modules en phase Expired - Fee Related CA2054247C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP285751/1990 1990-10-25
JP2285751A JP3060521B2 (ja) 1990-10-25 1990-10-25 復調回路

Publications (2)

Publication Number Publication Date
CA2054247A1 true CA2054247A1 (fr) 1992-04-26
CA2054247C CA2054247C (fr) 1996-05-21

Family

ID=17695579

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002054247A Expired - Fee Related CA2054247C (fr) 1990-10-25 1991-10-25 Circuit de demodulation pour signaux modules en phase

Country Status (6)

Country Link
US (1) US5173663A (fr)
EP (1) EP0486839B1 (fr)
JP (1) JP3060521B2 (fr)
AU (1) AU639874B2 (fr)
CA (1) CA2054247C (fr)
DE (1) DE69132309T2 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5588026A (en) * 1992-06-04 1996-12-24 Kokusai Denshin Denwa Co., Ltd. Method of compensating phase shift keying frequency offset
JP3003826B2 (ja) * 1992-12-11 2000-01-31 三菱電機株式会社 クロック再生回路
JPH0758551A (ja) * 1993-08-10 1995-03-03 Sony Corp 周波数復調回路
US5361036A (en) * 1993-08-12 1994-11-01 Rockwell International Corporation Complex digital demodulator employing Chebychev-approximation derived synthetic sinusoid generation
US5432819A (en) * 1994-03-09 1995-07-11 Martin Marietta Corporation DPSK communications with Doppler compensation
JPH07321862A (ja) * 1994-05-25 1995-12-08 Matsushita Electric Ind Co Ltd ディジタル変調波復調装置
US5793821A (en) * 1995-06-07 1998-08-11 3Com Corporation Timing Recovery using group delay compensation
JP3575883B2 (ja) * 1995-09-18 2004-10-13 三菱電機株式会社 ディジタル復調器
JPH11284677A (ja) * 1998-03-27 1999-10-15 Nec Corp 復調器とこれを用いたディジタル無線通信システム
RU2214691C1 (ru) * 2002-02-13 2003-10-20 Государственное конструкторское бюро аппаратно-программных систем "Связь" Всероссийского НИИ "Градиент" Способ приема сигнала амплитудно-фазовой манипуляции
DE102004061899A1 (de) 2004-09-28 2006-03-30 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zur Taktsynchronisierung bei einem Offset-QPSK-modulierten Übertragungssignal
RU2286026C1 (ru) * 2005-04-25 2006-10-20 Вячеслав Адамович Заренков Когерентная радиолиния
RU2735923C1 (ru) * 2019-12-11 2020-11-10 Роман Евгеньевич Стахно Когерентная радиолиния

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2552282B1 (fr) * 1983-09-21 1990-07-13 Veillard Jacques Procede et dispositif de demodulation coherente de porteuse a modulation numerique
US4539524A (en) 1983-12-30 1985-09-03 Motorola, Inc. Method and coherent demodulators for MSK signal
CA1288878C (fr) * 1988-08-15 1991-09-10 John D. Mcnicol Extraction sans sequence de synchronisation initiale du signal d'horloge etde la porteuse faisant partie d'un signal amrt
US5090027A (en) * 1989-01-26 1992-02-18 Nec Corporation Coherent PSK demodulator with adaptive line enhancer

Also Published As

Publication number Publication date
EP0486839B1 (fr) 2000-07-12
JP3060521B2 (ja) 2000-07-10
DE69132309D1 (de) 2000-08-17
EP0486839A2 (fr) 1992-05-27
AU639874B2 (en) 1993-08-05
US5173663A (en) 1992-12-22
DE69132309T2 (de) 2000-12-14
JPH04160843A (ja) 1992-06-04
AU8678091A (en) 1992-04-30
EP0486839A3 (en) 1993-03-03
CA2054247C (fr) 1996-05-21

Similar Documents

Publication Publication Date Title
CA2110826A1 (fr) Circuit d'extraction de signaux d'horloge pour demodulateur
JPH05175730A (ja) 時分割式ダイレクト受信機
SE8503057L (sv) Datamottagare for upptecknad data
EP0793363A3 (fr) Récupération d'horloge pour un processeur de signaux numériques
CA2066037A1 (fr) Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique
CA2036809A1 (fr) Circuit d'interpolation numerique
US6985543B1 (en) Digital servo channel for recording apparatus
US5455813A (en) Digital signal reproducing apparatus
EP1191530A3 (fr) Appareil à disque optique
EP0833483A3 (fr) Dispositif comparateur de phase pour démodulateur utilisant une détection différentielle
JPH04160843A (ja) 復調回路
JPH0974364A (ja) Ｆｍ多重受信装置
CA2042797A1 (fr) Circuit de detection a retard pour signaux modules par deplacement de phase
CA2318759A1 (fr) Demodulateur numerique
CA2013493A1 (fr) Circuit d'extraction de signaux d'horloge pour recepteur de signaux transmis par une ligne numerique
JP3820295B2 (ja) Ｆｍ復調回路
IE840596L (en) Timing recovery circuit
JPS6477327A (en) Sample rate converting circuit
AU587418B2 (en) An apparatus for generating a velocity error signal
JP2513789B2 (ja) 信号処理プロセッサ
JPH01238395A (ja) カラーテレビジョン信号復号化回路
JPS55149554A (en) Carrier reproducing circuit
JPH07118703B2 (ja) クロツク制御回路
CA2161042A1 (fr) Detecteur numerique d'inversion de phase
CA2056021A1 (fr) Circuit numerique de detection de signaux a modulation de phase en quadrature

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed