CA2058513A1 - Transistor soi en couches minces et sa methode de fabrication - Google Patents

Transistor soi en couches minces et sa methode de fabrication

Info

Publication number
CA2058513A1
CA2058513A1 CA2058513A CA2058513A CA2058513A1 CA 2058513 A1 CA2058513 A1 CA 2058513A1 CA 2058513 A CA2058513 A CA 2058513A CA 2058513 A CA2058513 A CA 2058513A CA 2058513 A1 CA2058513 A1 CA 2058513A1
Authority
CA
Canada
Prior art keywords
soi
thin film
film transistor
type thin
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2058513A
Other languages
English (en)
Other versions
CA2058513C (fr
Inventor
Shigeki Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP3011623A external-priority patent/JP2781468B2/ja
Priority claimed from JP3011642A external-priority patent/JP2912714B2/ja
Application filed by Individual filed Critical Individual
Publication of CA2058513A1 publication Critical patent/CA2058513A1/fr
Application granted granted Critical
Publication of CA2058513C publication Critical patent/CA2058513C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/077—Implantation of silicon on sapphire
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/15—Silicon on sapphire SOS

Landscapes

  • Thin Film Transistor (AREA)
CA002058513A 1991-01-09 1992-01-08 Transistor soi en couches minces et sa methode de fabrication Expired - Fee Related CA2058513C (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP3-11642 1991-01-09
JP3011623A JP2781468B2 (ja) 1991-01-09 1991-01-09 Ｓｏｉ型薄膜トランジスタの製造方法
JP3011642A JP2912714B2 (ja) 1991-01-09 1991-01-09 Ｓｏｉ型薄膜トランジスタ
JP3-11623 1991-01-09

Publications (2)

Publication Number Publication Date
CA2058513A1 true CA2058513A1 (fr) 1992-07-10
CA2058513C CA2058513C (fr) 1997-03-18

Family

ID=26347083

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002058513A Expired - Fee Related CA2058513C (fr) 1991-01-09 1992-01-08 Transistor soi en couches minces et sa methode de fabrication

Country Status (4)

Country Link
US (1) US5420048A (fr)
EP (1) EP0494628B1 (fr)
CA (1) CA2058513C (fr)
DE (1) DE69226666T2 (fr)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0459763B1 (fr) * 1990-05-29 1997-05-02 Semiconductor Energy Laboratory Co., Ltd. Transistors en couche mince
TW237562B (fr) * 1990-11-09 1995-01-01 Semiconductor Energy Res Co Ltd
JP3255942B2 (ja) * 1991-06-19 2002-02-12 株式会社半導体エネルギー研究所 逆スタガ薄膜トランジスタの作製方法
US6979840B1 (en) * 1991-09-25 2005-12-27 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having anodized metal film between the gate wiring and drain wiring
JP3173854B2 (ja) 1992-03-25 2001-06-04 株式会社半導体エネルギー研究所 薄膜状絶縁ゲイト型半導体装置の作製方法及び作成された半導体装置
US5315143A (en) * 1992-04-28 1994-05-24 Matsushita Electric Industrial Co., Ltd. High density integrated semiconductor device
JP3254007B2 (ja) * 1992-06-09 2002-02-04 株式会社半導体エネルギー研究所 薄膜状半導体装置およびその作製方法
JP2796249B2 (ja) * 1993-07-02 1998-09-10 現代電子産業株式会社 半導体記憶装置の製造方法
JP3173926B2 (ja) 1993-08-12 2001-06-04 株式会社半導体エネルギー研究所 薄膜状絶縁ゲイト型半導体装置の作製方法及びその半導体装置
US6331717B1 (en) 1993-08-12 2001-12-18 Semiconductor Energy Laboratory Co. Ltd. Insulated gate semiconductor device and process for fabricating the same
JP3613594B2 (ja) * 1993-08-19 2005-01-26 株式会社ルネサステクノロジ 半導体素子およびこれを用いた半導体記憶装置
US5477073A (en) * 1993-08-20 1995-12-19 Casio Computer Co., Ltd. Thin film semiconductor device including a driver and a matrix circuit
US5738731A (en) * 1993-11-19 1998-04-14 Mega Chips Corporation Photovoltaic device
KR950026032A (ko) * 1994-02-25 1995-09-18 김광호 다결정실리콘 박막트랜지스터의 제조방법
JP3377853B2 (ja) * 1994-03-23 2003-02-17 ティーディーケイ株式会社 薄膜トランジスタの作製方法
JPH07302912A (ja) 1994-04-29 1995-11-14 Semiconductor Energy Lab Co Ltd 半導体装置
JP3082671B2 (ja) 1996-06-26 2000-08-28 日本電気株式会社 トランジスタ素子及びその製造方法
US5773331A (en) * 1996-12-17 1998-06-30 International Business Machines Corporation Method for making single and double gate field effect transistors with sidewall source-drain contacts
US6031269A (en) * 1997-04-18 2000-02-29 Advanced Micro Devices, Inc. Quadruple gate field effect transistor structure for use in integrated circuit devices
US5889302A (en) * 1997-04-21 1999-03-30 Advanced Micro Devices, Inc. Multilayer floating gate field effect transistor structure for use in integrated circuit devices
US5936280A (en) * 1997-04-21 1999-08-10 Advanced Micro Devices, Inc. Multilayer quadruple gate field effect transistor structure for use in integrated circuit devices
KR100267013B1 (ko) * 1998-05-27 2000-09-15 윤종용 반도체 장치 및 그의 제조 방법
US6207530B1 (en) 1998-06-19 2001-03-27 International Business Machines Corporation Dual gate FET and process
US6013936A (en) 1998-08-06 2000-01-11 International Business Machines Corporation Double silicon-on-insulator device and method therefor
JP4076648B2 (ja) 1998-12-18 2008-04-16 株式会社半導体エネルギー研究所 半導体装置
JP4008133B2 (ja) * 1998-12-25 2007-11-14 株式会社半導体エネルギー研究所 半導体装置
JP4202502B2 (ja) 1998-12-28 2008-12-24 株式会社半導体エネルギー研究所 半導体装置
US8158980B2 (en) 2001-04-19 2012-04-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor
US6696223B2 (en) 1999-02-19 2004-02-24 Agilent Technologies, Inc. Method for performing photolithography
JP4267122B2 (ja) * 1999-02-19 2009-05-27 アバゴ・テクノロジーズ・イーシービーユー・アイピー（シンガポール）プライベート・リミテッド フォトリソグラフィ方法及びフォトリソグラフィを行うための装置構成
US6320228B1 (en) 2000-01-14 2001-11-20 Advanced Micro Devices, Inc. Multiple active layer integrated circuit and a method of making such a circuit
US6743680B1 (en) 2000-06-22 2004-06-01 Advanced Micro Devices, Inc. Process for manufacturing transistors having silicon/germanium channel regions
US6429484B1 (en) 2000-08-07 2002-08-06 Advanced Micro Devices, Inc. Multiple active layer structure and a method of making such a structure
US6709935B1 (en) 2001-03-26 2004-03-23 Advanced Micro Devices, Inc. Method of locally forming a silicon/geranium channel layer
US6492212B1 (en) * 2001-10-05 2002-12-10 International Business Machines Corporation Variable threshold voltage double gated transistors and method of fabrication
US20050003592A1 (en) * 2003-06-18 2005-01-06 Jones A. Brooke All-around MOSFET gate and methods of manufacture thereof
CN1842745B (zh) * 2003-08-28 2013-03-27 株式会社半导体能源研究所 薄膜晶体管、薄膜晶体管的制造方法、以及显示器件的制造方法
US7312125B1 (en) 2004-02-05 2007-12-25 Advanced Micro Devices, Inc. Fully depleted strained semiconductor on insulator transistor and method of making the same
US9059294B2 (en) * 2010-01-07 2015-06-16 Sharp Kabushiki Kaisha Semiconductor device, active matrix substrate, and display device
US10647108B2 (en) * 2018-04-02 2020-05-12 Canon Kabushiki Kaisha Image recording apparatus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4263709A (en) * 1977-11-17 1981-04-28 Rca Corporation Planar semiconductor devices and method of making the same
US4727044A (en) * 1984-05-18 1988-02-23 Semiconductor Energy Laboratory Co., Ltd. Method of making a thin film transistor with laser recrystallized source and drain
JPH0752776B2 (ja) * 1985-01-24 1995-06-05 シャープ株式会社 薄膜トランジスタおよびその製造法
EP0197531B1 (fr) * 1985-04-08 1993-07-28 Hitachi, Ltd. Transistor à couches minces sur un substrat isolant
JPH0782996B2 (ja) * 1986-03-28 1995-09-06 キヤノン株式会社 結晶の形成方法
JPH0622245B2 (ja) * 1986-05-02 1994-03-23 富士ゼロックス株式会社 薄膜トランジスタの製造方法
JPS6453460A (en) * 1987-08-24 1989-03-01 Sony Corp Mos transistor
US5032883A (en) * 1987-09-09 1991-07-16 Casio Computer Co., Ltd. Thin film transistor and method of manufacturing the same
JPH0242761A (ja) * 1988-04-20 1990-02-13 Matsushita Electric Ind Co Ltd アクティブマトリクス基板の製造方法
US4907041A (en) * 1988-09-16 1990-03-06 Xerox Corporation Intra-gate offset high voltage thin film transistor with misalignment immunity
US5202572A (en) * 1988-09-21 1993-04-13 Fuji Xerox Co., Ltd. Thin film transistor
US4951113A (en) * 1988-11-07 1990-08-21 Xerox Corporation Simultaneously deposited thin film CMOS TFTs and their method of fabrication

Also Published As

Publication number Publication date
DE69226666T2 (de) 1999-03-11
CA2058513C (fr) 1997-03-18
EP0494628A2 (fr) 1992-07-15
EP0494628B1 (fr) 1998-08-19
DE69226666D1 (de) 1998-09-24
US5420048A (en) 1995-05-30
EP0494628A3 (en) 1992-12-23

Similar Documents

Publication Publication Date Title
CA2058513A1 (fr) Transistor soi en couches minces et sa methode de fabrication
EP0366116A3 (fr) Panneau de transistors à couches minces et son procédé de fabrication
EP0342796A3 (fr) Transistor à couche mince
EP0271247A3 (fr) Transistor à effet de champ MOS et son procédé de fabrication
MY128651A (en) Semiconductor device and manufacturing method thereof
TW340261B (en) Semiconductor device and the manufacturing method
JPS56135968A (en) Amorphous silicon thin film transistor and manufacture thereof
EP0270323A3 (fr) Transistor en couche mince
EP0329482A3 (fr) Procédé pour fabriquer un transistor à couche mince
EP0165027A3 (fr) Transistor à effet de champ à film mince utilisant un semi-conducteur en pnictide
TW358237B (en) Manufacturing method of a semiconductor device
WO1994021102A3 (fr) Procede de fabrication de transistors a couches minces etages directs
TW358988B (en) Fabrication method of thin film transistor
KR950015787A (ko) 반도체 기억장치 및 그 제조방법
CA2051778A1 (fr) Methode de fabrication d'un dispositif supraconducteur a couche d'oxyde supraconducteur d'epaisseur reduite, et dispositif supraconducteur ainsi fabrique
EP0365854A3 (fr) Dispositif semi-conducteur comprenant une structure conductrice multi-couche
TW357462B (en) A thin film transistor having a vertical structure and a method of manufacturing the same the invention relates to a thin film transistor having a vertical structure and a method of manufacturing the same
EP0299185A3 (fr) Transistor à effet de champ en couches minces
TW357433B (en) Semiconductor and manufacturing process
WO2004042781A3 (fr) Panneau de transistors a couches minces
JPS6468726A (en) Thin film transistor and its manufacture
CA2062709A1 (fr) Mince pellicule supraconductrice a au moins une zone isolee supraconductrice formee de matiere d'oxyde supraconductrice et methode de fabrication connexe
JPS6419761A (en) Thin film transistor
JPS57176757A (en) Semiconductor device
ATE221254T1 (de) Verfahren zur isolierung von transistoren

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed