EP0350888A3 - Circuit de compression de signature - Google Patents

Circuit de compression de signature Download PDF

Info

Publication number
EP0350888A3
EP0350888A3 EP19890112727 EP89112727A EP0350888A3 EP 0350888 A3 EP0350888 A3 EP 0350888A3 EP 19890112727 EP19890112727 EP 19890112727 EP 89112727 A EP89112727 A EP 89112727A EP 0350888 A3 EP0350888 A3 EP 0350888A3
Authority
EP
European Patent Office
Prior art keywords
signature
compression circuit
test
data
signature compression
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP19890112727
Other languages
German (de)
English (en)
Other versions
EP0350888B1 (fr
EP0350888A2 (fr
Inventor
Yasuyuki Nozuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of EP0350888A2 publication Critical patent/EP0350888A2/fr
Publication of EP0350888A3 publication Critical patent/EP0350888A3/fr
Application granted granted Critical
Publication of EP0350888B1 publication Critical patent/EP0350888B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G11C29/40—Response verification devices using compression techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
EP89112727A 1988-07-12 1989-07-12 Circuit de compression de signature Expired - Lifetime EP0350888B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63171906A JPH0776782B2 (ja) 1988-07-12 1988-07-12 シグネチャ圧縮回路
JP171906/88 1988-07-12

Publications (3)

Publication Number Publication Date
EP0350888A2 EP0350888A2 (fr) 1990-01-17
EP0350888A3 true EP0350888A3 (fr) 1991-08-21
EP0350888B1 EP0350888B1 (fr) 1996-09-18

Family

ID=15932020

Family Applications (1)

Application Number Title Priority Date Filing Date
EP89112727A Expired - Lifetime EP0350888B1 (fr) 1988-07-12 1989-07-12 Circuit de compression de signature

Country Status (4)

Country Link
EP (1) EP0350888B1 (fr)
JP (1) JPH0776782B2 (fr)
KR (1) KR920004278B1 (fr)
DE (1) DE68927207T2 (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4975640A (en) * 1990-02-20 1990-12-04 Crosscheck Technology, Inc. Method for operating a linear feedback shift register as a serial shift register with a crosscheck grid structure
JPH0469580A (ja) * 1990-07-10 1992-03-04 Nec Corp 並列パタン圧縮器
GB9911043D0 (en) 1999-05-12 1999-07-14 Sgs Thomson Microelectronics Memory circuit
JP2002100738A (ja) 2000-09-25 2002-04-05 Toshiba Corp 半導体集積回路及びテスト容易化回路の自動挿入方法
CA2348799A1 (fr) * 2001-05-22 2002-11-22 Marcel Blais Appareil d'essai de composants electroniques
KR100825790B1 (ko) * 2006-11-07 2008-04-29 삼성전자주식회사 데이터를 압축시키는 테스트 콘트롤러를 채용한 테스트시스템, 데이터 압축 회로 및 테스트 방법

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4377757A (en) * 1980-02-11 1983-03-22 Siemens Aktiengesellschaft Logic module for integrated digital circuits
EP0093947A1 (fr) * 1982-04-27 1983-11-16 Siemens Aktiengesellschaft Réseau logique programmable
EP0148403A2 (fr) * 1983-12-30 1985-07-17 International Business Machines Corporation Registre à décalage linéaire rebouclé
WO1988003291A2 (fr) * 1986-10-28 1988-05-05 Silc Technologies, Inc. Reseau logique problammable

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59200456A (ja) * 1983-04-27 1984-11-13 Hitachi Ltd 半導体集積回路装置
GB8432533D0 (en) * 1984-12-21 1985-02-06 Plessey Co Plc Integrated circuits

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4377757A (en) * 1980-02-11 1983-03-22 Siemens Aktiengesellschaft Logic module for integrated digital circuits
EP0093947A1 (fr) * 1982-04-27 1983-11-16 Siemens Aktiengesellschaft Réseau logique programmable
EP0148403A2 (fr) * 1983-12-30 1985-07-17 International Business Machines Corporation Registre à décalage linéaire rebouclé
WO1988003291A2 (fr) * 1986-10-28 1988-05-05 Silc Technologies, Inc. Reseau logique problammable

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PROCEEDINGS OF THE NATIONAL COMMUNICATIONS FORUM, PART II. vol. 40, 1986, OAK BROOK, ILLINOIS US pages 1176 - 1179; C. E. STROUD ET AL: 'BIST for Embedded RAMs, ROMs, and PLAs in Custom VLSI ' *

Also Published As

Publication number Publication date
JPH0222579A (ja) 1990-01-25
JPH0776782B2 (ja) 1995-08-16
EP0350888B1 (fr) 1996-09-18
KR920004278B1 (ko) 1992-06-01
KR900002177A (ko) 1990-02-28
DE68927207T2 (de) 1997-03-06
DE68927207D1 (de) 1996-10-24
EP0350888A2 (fr) 1990-01-17

Similar Documents

Publication Publication Date Title
EP0213037A3 (fr) Dispositif de mémoire à semi-conducteur ayant un circuit de génération de configurations de test
US5153532A (en) Noise generator using combined outputs of two pseudo-random sequence generators
KR900004252B1 (en) Semiconductor integrated circuit
TW278152B (en) A design method of clock generating circuit and pll circuit and semi-conductor device combined with clock generating circuit
MY120458A (en) Encoded signal characteristic point recording apparatus.
KR880001154A (ko) 원격 제어 시스템
EP0369716A3 (fr) Circuit amplificateur
CA2179497A1 (fr) Generateurs pseudo-aleatoires
WO1991001027A3 (fr) Detection de sequence interdite et circuit de protection
MY123503A (en) Parallel operation of devices using multiple communication standards
CA2131104A1 (fr) Dispositif de traitement de signaux a circuits a boucle a asservissement de phase
EP0827069A3 (fr) Circuit et méthode arithmétique
EP0394057A3 (fr) Méthode et dispositif pour prévenir un fonctionnement erroné d'un interrupteur à bouton-poussoir sans contact
GB1527763A (en) Apparatus for reading a disc-shaped record
EP0270296A3 (fr) Circuit logique à semi-conducteurs
EP0352768A3 (fr) Mémoire à semi-conducteurs
EP2293448A3 (fr) Procédé et appareil pour un circuit logique N-Naire
EP0314034A3 (fr) Circuit d'opération logique
EP0350888A3 (fr) Circuit de compression de signature
MY112568A (en) Testing sequential logic circuit upon changing into combinatorial logic circuit
AU583825B2 (en) An apparatus for recording a color video signal
AU8091898A (en) Wake-up circuit for an electronic apparatus
EP0298242A3 (fr) Dispositif électronique apte à stocker des données secrètes
KR890004499A (ko) 저항수단을 이용한 씨 모스 티티엘 인푸트 버퍼
EP0403047A3 (fr) Circuit diviseur de fréquence

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19890712

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19921208

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

ET Fr: translation filed
REF Corresponds to:

Ref document number: 68927207

Country of ref document: DE

Date of ref document: 19961024

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: 746

Effective date: 19981015

REG Reference to a national code

Ref country code: FR

Ref legal event code: D6

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20050706

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20050707

Year of fee payment: 17

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20050708

Year of fee payment: 17

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060712

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070201

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20060712

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20070330

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060731