ES2072930T3 - Memoria de semiconductor con alta densidad de celulas. - Google Patents

Memoria de semiconductor con alta densidad de celulas.

Info

Publication number
ES2072930T3
ES2072930T3 ES90102773T ES90102773T ES2072930T3 ES 2072930 T3 ES2072930 T3 ES 2072930T3 ES 90102773 T ES90102773 T ES 90102773T ES 90102773 T ES90102773 T ES 90102773T ES 2072930 T3 ES2072930 T3 ES 2072930T3
Authority
ES
Spain
Prior art keywords
pit
semiconductor memory
capacity condenser
cell density
wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90102773T
Other languages
English (en)
Inventor
Donald M Kenney
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2072930T3 publication Critical patent/ES2072930T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
    • H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0385—Making a connection between the transistor and the capacitor, e.g. buried strap

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)

Abstract

SE PROPORCIONA UNA CELULA DE MEMORIA MUY PEQUEÑA QUE UTILIZA SOLO DOS CUADRADOS EN LA SUPERFICIE MAYOR, E INCLUYE, UN SUSTRATO SEMICONDUCTOR (26) CON UNA SUPERFICIE Y UN FOSO (24) DENTRO; UN CONDENSADOR DE CAPACIDAD DE ALMACENAMIENTO (16), CON UN MODO DE ALMACENAMIENTO (20) SITUADO DENTRO DE LA PARED LATERAL DEL FOSO (24); UN INTERRUPTOR (12) ACOPLADO AL CONDENSADOR DE CAPACIDAD (16), CON UN ELEMENTO TRANSPORTADOR DE CORRIENTE (22) DENTRO DE LA PARED LATERAL CITADA, TENIENDO SU DIRECCION LONGITUDINAL, PARALELA AL EJE LONGITUDINAL DEL FOSO (24); UN ELEMENTO DE CONTROL SITUADO EN LA PARED LATERAL DEL FOSO (24), ENTRE EL CONDENSADOR DE CAPACIDAD (16) Y EL ELEMENTO TRANSPORTADOR DE CORRIENTE Y UNA LINEA CONDUCTORA DE ELECTRICIDAD (28) SITUADA EN LA SUPERFICIE MAYOR DEL SUSTRATO SEMICONDUCTOR (26) EN LA DIRECCION ORTOGONAL AL EJE LONGITUDINAL DEL FOSO (24) Y EN CONTACTO CON EL ELEMENTO DE CONTROL (14) DEL INTERRUPTOR (12). ADEMAS, SE FORMARN DOS DELULAS DE MEMORIA COMPLETAS (10A, 10B) EN CADA INTERSECCION DE LINEAS, CON UNA CELULA FORMADA A CADA LADO DEL FOSO (24) EN CADA INTERSECCION.
ES90102773T 1989-03-27 1990-02-13 Memoria de semiconductor con alta densidad de celulas. Expired - Lifetime ES2072930T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/329,130 US5001525A (en) 1989-03-27 1989-03-27 Two square memory cells having highly conductive word lines

Publications (1)

Publication Number Publication Date
ES2072930T3 true ES2072930T3 (es) 1995-08-01

Family

ID=23283978

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90102773T Expired - Lifetime ES2072930T3 (es) 1989-03-27 1990-02-13 Memoria de semiconductor con alta densidad de celulas.

Country Status (9)

Country Link
US (1) US5001525A (es)
EP (1) EP0392156B1 (es)
JP (1) JPH07123159B2 (es)
KR (1) KR940000751B1 (es)
CN (1) CN1030742C (es)
BR (1) BR9001375A (es)
CA (1) CA1321834C (es)
DE (1) DE69019414T2 (es)
ES (1) ES2072930T3 (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5376817A (en) * 1991-07-01 1994-12-27 Micron Technology, Inc. Structure for a semiconductor device comprising conductive trench sidewalls
US6222254B1 (en) * 1997-03-31 2001-04-24 Intel Corporation Thermal conducting trench in a semiconductor structure and method for forming the same
US7067406B2 (en) * 1997-03-31 2006-06-27 Intel Corporation Thermal conducting trench in a semiconductor structure and method for forming the same
US6271555B1 (en) * 1998-03-31 2001-08-07 International Business Machines Corporation Borderless wordline for DRAM cell
TW399301B (en) * 1998-04-18 2000-07-21 United Microelectronics Corp Manufacturing method of bit line
EP1296369A1 (de) * 2001-09-20 2003-03-26 Infineon Technologies AG Verfahren zur Herstellung von Gateoxyd für Trench Gate DRAM Zellen
US6730540B2 (en) * 2002-04-18 2004-05-04 Tru-Si Technologies, Inc. Clock distribution networks and conductive lines in semiconductor integrated circuits

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3387286A (en) * 1967-07-14 1968-06-04 Ibm Field-effect transistor memory
US3841926A (en) * 1973-01-02 1974-10-15 Ibm Integrated circuit fabrication process
US3811076A (en) * 1973-01-02 1974-05-14 Ibm Field effect transistor integrated circuit and memory
US4225945A (en) * 1976-01-12 1980-09-30 Texas Instruments Incorporated Random access MOS memory cell using double level polysilicon
US4462040A (en) * 1979-05-07 1984-07-24 International Business Machines Corporation Single electrode U-MOSFET random access memory
US4271418A (en) * 1979-10-29 1981-06-02 American Microsystems, Inc. VMOS Memory cell and method for making same
JPS5681968A (en) * 1979-12-07 1981-07-04 Toshiba Corp Manufacture of semiconductor device
US4295924A (en) * 1979-12-17 1981-10-20 International Business Machines Corporation Method for providing self-aligned conductor in a V-groove device
US4335450A (en) * 1980-01-30 1982-06-15 International Business Machines Corporation Non-destructive read out field effect transistor memory cell system
DE3585136D1 (de) * 1984-10-31 1992-02-20 Texas Instruments Inc Dram-zelle und verfahren.
CN1004734B (zh) * 1984-12-07 1989-07-05 得克萨斯仪器公司 动态随机存取存贮器单元(dram)和生产方法
US4673962A (en) * 1985-03-21 1987-06-16 Texas Instruments Incorporated Vertical DRAM cell and method
US4864375A (en) * 1986-02-05 1989-09-05 Texas Instruments Incorporated Dram cell and method
US4811067A (en) * 1986-05-02 1989-03-07 International Business Machines Corporation High density vertically structured memory
US4769786A (en) * 1986-07-15 1988-09-06 International Business Machines Corporation Two square memory cells
US4785337A (en) * 1986-10-17 1988-11-15 International Business Machines Corporation Dynamic ram cell having shared trench storage capacitor with sidewall-defined bridge contacts and gate electrodes

Also Published As

Publication number Publication date
EP0392156A2 (en) 1990-10-17
JPH02292860A (ja) 1990-12-04
KR900015330A (ko) 1990-10-26
CA1321834C (en) 1993-08-31
CN1030742C (zh) 1996-01-17
US5001525A (en) 1991-03-19
CN1046062A (zh) 1990-10-10
BR9001375A (pt) 1991-04-02
JPH07123159B2 (ja) 1995-12-25
DE69019414D1 (de) 1995-06-22
DE69019414T2 (de) 1996-01-25
EP0392156B1 (en) 1995-05-17
KR940000751B1 (ko) 1994-01-28
EP0392156A3 (en) 1992-12-30

Similar Documents

Publication Publication Date Title
IT1247303B (it) Dram avente circuiteria periferica in cui il contatto di interconnessione sorgente-pozzo di un transistor mos e' reso piccolo utilizzando uno strato di piazzuola e procedimento di fabbricazione di esso
KR900010998A (ko) 반도체 집적회로 장치
BR8604548A (pt) Matriz de memoria e memoria de alta densidade
KR920007199A (ko) 반도체기억장치
KR910005460A (ko) 반도체 메모리 장치
KR940016841A (ko) 정적 램 셀 및 메모리 소자
RU95107653A (ru) Полупроводниковое запоминающее устройство с конденсаторами, образованными над и под транзистором ячейки памяти, и способ его изготовления
BR8703296A (pt) Celulas de memoria de dois quadrados,matriz e memoria dinamica de acesso aleatorio feitas com tais celulas
DE69132533D1 (de) Halbleiterspeichergerät mit redundanter Schaltung
ES2072930T3 (es) Memoria de semiconductor con alta densidad de celulas.
DE69033841D1 (de) DRAM-Zelle mit Grabenkondensator und vergrabenen Seitenkontakten
KR900019233A (ko) 주변회로에서의 접촉 홀의 형상 및 종횡비를 개선하기 위해 셀 트랜지스터위에 형성되는 콘덴서를 구비하는 메모리 셀과 그 주변 회로로 구성되는 다이내믹 랜덤 액세스 메모리장치와 그 제조방법
KR900013508A (ko) 집적회로
ATE195390T1 (de) Solarzelle
ATE158113T1 (de) Bitleitungsanordnung für integrierte schaltungen
TW357454B (en) Semiconductor memory device
DE3778388D1 (de) Halbleiter speichergeraet.
JPS57111879A (en) Semiconductor storage device
KR920020719A (ko) 반도체 메로리의 제조방법
KR930001218A (ko) 2중 포트 기억장치
KR920010834A (ko) 커플링 커패시턴스가 적은 셀 어레이 구조
JPS6425457A (en) Semiconductor memory device
ATE217121T1 (de) Magnetisch gesteuerte logikzelle
KR930017168A (ko) 트리플웰을 가지는 반도체 메모리 장치
JPS6464193A (en) Semiconductor memory

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 392156

Country of ref document: ES