ES2088944T3 - Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador. - Google Patents

Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador.

Info

Publication number
ES2088944T3
ES2088944T3 ES90123620T ES90123620T ES2088944T3 ES 2088944 T3 ES2088944 T3 ES 2088944T3 ES 90123620 T ES90123620 T ES 90123620T ES 90123620 T ES90123620 T ES 90123620T ES 2088944 T3 ES2088944 T3 ES 2088944T3
Authority
ES
Spain
Prior art keywords
cell
cells
output
switching network
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90123620T
Other languages
English (en)
Inventor
Karl Schrodi
Gert Dr Eilenberger
Stefan Wahl
Bodo Pfeiffer
Bozo Cesar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent NV
Original Assignee
Alcatel NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel NV filed Critical Alcatel NV
Application granted granted Critical
Publication of ES2088944T3 publication Critical patent/ES2088944T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/565—Sequence integrity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

LA INVENCION SE REFIERE A UN PROCEDIMIENTO QUE SE UTILIZA PARA RESTABLECER CON EXACTITUD LA SUCESION DE CELULAS EN UNA CENTRAL TELEFONICA ATM Y CONSISTE BASICAMENTE EN ASEGURAR LA ORIENTACION DE LA CELULA ANTES DE SU TRANSMISION, YA QUE NINGUNA CELULA ANTIGUA PUEDE SER MEMORIZADA EN POSICIONES INTERMEDIAS DE LA RED DE ACOPLAMIENTO; COMPROBAR ANTES DE LA TRANSMISION DE LA CELULA SI BAJO LAS CELULAS DIRIGIDAS CON RETRASO A LA RED DE ACOPLAMIENTO EXISTE ALGUNA CELULA ANTIGUA Y TRANSMITIR LAS CELULAS UNA VEZ EFECTUADO EL PROCESO DE ORIENTACION Y COMPROBACION ANTERIORMENTE MENCIONADO Y SE CARACTERIZA PORQUE PARA EVITAR LOS PROBLEMAS A QUE DA LUGAR EL CARGADO NORMAL Y SIMETRICO DE UNA RED DE ACOPLAMIENTO DEBIDO A LA TRANSCONEXION EN DIFERENTES CAMINOS DE LA SUCESION DE CELULAS, CORREGIR SU REVISION CONTRALATERAL Y MANTENER BAJOS LOS COSTOS DE RESTABLECIMIENTO DE LA RED DE ACOPLAMIENTO; EN EL LATERAL DE ENTRADA SE CEDE LA SECUENCIA DE NUMEROS INDIVIDUALES O DE CONEXION DE CELULAS; EN EL LATERAL DESALIDA ESTA PRESENTE UN MEMORIZADOR TOPE (1) QUE SE ACCIONA A MODO DE CURSOR REGISTRADOR (1...D) Y ACTUA SEGUN RETRASOS PRECALCULADOS Y ANTES DE LA TRANSMISION DE UNA CELULA SE EXAMINA LA PARTE ACCIONADA DEL REGISTRO DEL MEMORIZADOR TOPE, SE COMPRUEBA SI HAY UNA CELULA RETRASADA REGISTRADA Y SE MODIFICAN AMBAS CELULAS.
ES90123620T 1989-12-23 1990-12-08 Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador. Expired - Lifetime ES2088944T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3942977A DE3942977A1 (de) 1989-12-23 1989-12-23 Verfahren zum wiederherstellen der richtigen zellfolge, insbesondere in einer atm-vermittlungsstelle, sowie ausgangseinheit hierfuer

Publications (1)

Publication Number Publication Date
ES2088944T3 true ES2088944T3 (es) 1996-10-01

Family

ID=6396451

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90123620T Expired - Lifetime ES2088944T3 (es) 1989-12-23 1990-12-08 Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador.

Country Status (9)

Country Link
US (1) US5173897A (es)
EP (1) EP0435046B1 (es)
JP (1) JP2898762B2 (es)
KR (1) KR0163180B1 (es)
AT (1) ATE136706T1 (es)
AU (1) AU639961B2 (es)
CA (1) CA2032774C (es)
DE (2) DE3942977A1 (es)
ES (1) ES2088944T3 (es)

Families Citing this family (106)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1991002419A1 (en) * 1989-08-09 1991-02-21 Alcatel N.V. Resequencing system for a switching node
CA2055396C (en) * 1990-11-14 1998-08-18 Hidetoshi Toyofuku Delay distortion suppressing system for asynchronous transfer mode (atm) communication system
US5260935A (en) * 1991-03-01 1993-11-09 Washington University Data packet resequencer for a high speed data switch
US5502726A (en) * 1992-01-31 1996-03-26 Nellcor Incorporated Serial layered medical network
GB2267200B (en) * 1992-05-19 1995-10-25 Dowty Communications Ltd Packet transmission system
US5325356A (en) * 1992-05-20 1994-06-28 Xerox Corporation Method for aggregating ports on an ATM switch for the purpose of trunk grouping
DE4217003A1 (de) * 1992-05-22 1993-11-25 Sel Alcatel Ag Verfahren und Schaltungsanordnung zum Wiederherstellen der richtigen Anzahl von Zellen einer gestörten ATM-Verbindung
JPH06132974A (ja) * 1992-10-20 1994-05-13 Toshiba Corp パケット・ディスアセンブル用バッファ
ATE211337T1 (de) * 1992-11-30 2002-01-15 Cit Alcatel Einrichtung zum wiederherstellen der richtigen zellenfolge in einem knoten eines zellenvermittlungssystems
WO1994023517A1 (en) * 1993-03-26 1994-10-13 Curtin University Of Technology Method and apparatus for managing the statistical multiplexing of data in digital communication networks
KR100293920B1 (ko) * 1993-06-12 2001-09-17 윤종용 비동기전송모드의사용자망접속인터페이스의트래픽제어장치및방법
SE515419C2 (sv) * 1993-06-15 2001-07-30 Ericsson Telefon Ab L M Förfarande och anordning för resekvensiering
DE69329059T2 (de) * 1993-06-29 2001-03-22 Alcatel, Paris Verfahren und Gerät für sequentielle Rückordnung
EP0639909A1 (en) * 1993-08-17 1995-02-22 ALCATEL BELL Naamloze Vennootschap Resequencing system
EP0645914A1 (en) * 1993-09-20 1995-03-29 ALCATEL BELL Naamloze Vennootschap Telecommunication network node
US5802287A (en) * 1993-10-20 1998-09-01 Lsi Logic Corporation Single chip universal protocol multi-function ATM network interface
US5446726A (en) * 1993-10-20 1995-08-29 Lsi Logic Corporation Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device
US5708659A (en) * 1993-10-20 1998-01-13 Lsi Logic Corporation Method for hashing in a packet network switching system
CA2172263C (en) * 1993-10-26 2000-05-30 John G. Ellis Digital telecommunication link for efficiently transporting mixed classes of packets
DE4343588A1 (de) * 1993-12-21 1995-06-22 Sel Alcatel Ag Verfahren und Einrichtung zur zufälligen Auswahl einer von N gleichen Einheiten, sowie Koppelelement, Koppelnetz und Vermittlungsstelle damit
KR100258137B1 (ko) * 1993-12-30 2000-06-01 윤종용 비동기 전송 시스템에서의 가상경로 및 가상 채널 인식자의 개선된 할당방법 및 장치
US5835024A (en) * 1995-06-07 1998-11-10 International Business Machines Corporation Multi-stage interconnection network with selectable function switching apparatus
US5959993A (en) * 1996-09-13 1999-09-28 Lsi Logic Corporation Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture
US5831980A (en) * 1996-09-13 1998-11-03 Lsi Logic Corporation Shared memory fabric architecture for very high speed ATM switches
JP2871650B2 (ja) 1997-04-17 1999-03-17 日本電気株式会社 データ伝送システム
US6944184B1 (en) 1998-12-04 2005-09-13 Tekelec Methods and systems for providing database node access control functionality in a communications network routing node
US7050456B1 (en) 1998-12-04 2006-05-23 Tekelec Methods and systems for communicating signaling system 7 (SS7) user part messages among SS7 signaling points (SPs) and internet protocol (IP) nodes using signal transfer points (STPs)
FI104672B (fi) 1997-07-14 2000-04-14 Nokia Networks Oy Kytkinjärjestely
US7002988B1 (en) 1998-12-04 2006-02-21 Tekelec Methods and systems for communicating SS7 messages over packet-based network using transport adapter layer interface
EP1047282A1 (en) * 1999-04-16 2000-10-25 Alcatel Resequencing method
US6782056B1 (en) * 1999-08-03 2004-08-24 Sony Corporation DSS packet reordering function
US6427196B1 (en) 1999-08-31 2002-07-30 Intel Corporation SRAM controller for parallel processor architecture including address and command queue and arbiter
US6668317B1 (en) 1999-08-31 2003-12-23 Intel Corporation Microengine for parallel processor architecture
US6983350B1 (en) 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US7546444B1 (en) 1999-09-01 2009-06-09 Intel Corporation Register set used in multithreaded parallel processor architecture
CA2383531A1 (en) 1999-09-01 2001-03-08 Intel Corporation Instruction for multithreaded parallel processor
US7191309B1 (en) 1999-09-01 2007-03-13 Intel Corporation Double shift instruction for micro engine used in multithreaded parallel processor architecture
US6532509B1 (en) 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US6631430B1 (en) 1999-12-28 2003-10-07 Intel Corporation Optimizations to receive packet status from fifo bus
US6307789B1 (en) 1999-12-28 2001-10-23 Intel Corporation Scratchpad memory
US7620702B1 (en) 1999-12-28 2009-11-17 Intel Corporation Providing real-time control data for a network processor
US6625654B1 (en) 1999-12-28 2003-09-23 Intel Corporation Thread signaling in multi-threaded network processor
US6661794B1 (en) 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
US6976095B1 (en) 1999-12-30 2005-12-13 Intel Corporation Port blocking technique for maintaining receive packet ordering for a multiple ethernet port switch
US7480706B1 (en) 1999-12-30 2009-01-20 Intel Corporation Multi-threaded round-robin receive for fast network port
US6584522B1 (en) 1999-12-30 2003-06-24 Intel Corporation Communication between processors
US6952824B1 (en) 1999-12-30 2005-10-04 Intel Corporation Multi-threaded sequenced receive for fast network port stream of packets
US6735173B1 (en) 2000-03-07 2004-05-11 Cisco Technology, Inc. Method and apparatus for accumulating and distributing data items within a packet switching system
US6674721B1 (en) 2000-03-07 2004-01-06 Cisco Technology, Inc. Method and apparatus for scheduling packets being sent from a component of a packet switching system
US6990063B1 (en) 2000-03-07 2006-01-24 Cisco Technology, Inc. Distributing fault indications and maintaining and using a data structure indicating faults to route traffic in a packet switching system
US6728211B1 (en) 2000-03-07 2004-04-27 Cisco Technology, Inc. Method and apparatus for delaying packets being sent from a component of a packet switching system
US6747972B1 (en) 2000-03-07 2004-06-08 Cisco Technology, Inc. Method and apparatus for reducing the required size of sequence numbers used in resequencing packets
US6788689B1 (en) 2000-03-07 2004-09-07 Cisco Technology, Inc. Route scheduling of packet streams to achieve bounded delay in a packet switching system
US6654342B1 (en) 2000-03-07 2003-11-25 Cisco Technology, Inc. Accumulating and distributing flow control information via update messages and piggybacked flow control information in other messages in a packet switching system
US6757284B1 (en) 2000-03-07 2004-06-29 Cisco Technology, Inc. Method and apparatus for pipeline sorting of ordered streams of data items
US6907041B1 (en) 2000-03-07 2005-06-14 Cisco Technology, Inc. Communications interconnection network with distributed resequencing
US7318091B2 (en) 2000-06-01 2008-01-08 Tekelec Methods and systems for providing converged network management functionality in a gateway routing node to communicate operating status information associated with a signaling system 7 (SS7) node to a data network node
US6816492B1 (en) 2000-07-31 2004-11-09 Cisco Technology, Inc. Resequencing packets at output ports without errors using packet timestamps and timestamp floors
US7681018B2 (en) 2000-08-31 2010-03-16 Intel Corporation Method and apparatus for providing large register address space while maximizing cycletime performance for a multi-threaded register file set
US20020053017A1 (en) * 2000-09-01 2002-05-02 Adiletta Matthew J. Register instructions for a multithreaded processor
US7106693B1 (en) 2000-11-02 2006-09-12 Cisco Technology, Inc. Method and apparatus for pacing the flow of information sent from a device
US7012889B1 (en) 2000-11-02 2006-03-14 Cisco Technology, Inc. Method and apparatus for controlling input rates within a packet switching system
AU2005201106B2 (en) * 2000-11-09 2005-10-13 Accenture Global Services Limited Communications system for supporting inter-dependent data messages
CA2428213C (en) * 2000-11-09 2010-10-05 Accenture Llp Communications system for supporting inter-dependent data messages
US7020871B2 (en) * 2000-12-21 2006-03-28 Intel Corporation Breakpoint method for parallel hardware threads in multithreaded processor
US6967926B1 (en) 2000-12-31 2005-11-22 Cisco Technology, Inc. Method and apparatus for using barrier phases to limit packet disorder in a packet switching system
US7092393B1 (en) 2001-02-04 2006-08-15 Cisco Technology, Inc. Method and apparatus for distributed reassembly of subdivided packets using multiple reassembly components
US6934760B1 (en) 2001-02-04 2005-08-23 Cisco Technology, Inc. Method and apparatus for resequencing of packets into an original ordering using multiple resequencing components
US6832261B1 (en) 2001-02-04 2004-12-14 Cisco Technology, Inc. Method and apparatus for distributed resequencing and reassembly of subdivided packets
US7027397B1 (en) 2001-02-15 2006-04-11 Cisco Technology, Inc. Method and apparatus for accumulating and distributing traffic and flow control information in a packet switching system
US7269139B1 (en) 2001-06-27 2007-09-11 Cisco Technology, Inc. Method and apparatus for an adaptive rate control mechanism reactive to flow control messages in a packet switching system
US7016305B1 (en) 2001-06-27 2006-03-21 Cisco Technology, Inc Method and apparatus for distributing information within a packet switching system
US6868476B2 (en) 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US7216204B2 (en) * 2001-08-27 2007-05-08 Intel Corporation Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environment
US7225281B2 (en) 2001-08-27 2007-05-29 Intel Corporation Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
US7487505B2 (en) 2001-08-27 2009-02-03 Intel Corporation Multithreaded microprocessor with register allocation based on number of active threads
US7126952B2 (en) 2001-09-28 2006-10-24 Intel Corporation Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method
US7158964B2 (en) * 2001-12-12 2007-01-02 Intel Corporation Queue management
US7107413B2 (en) * 2001-12-17 2006-09-12 Intel Corporation Write queue descriptor count instruction for high speed queuing
US7269179B2 (en) * 2001-12-18 2007-09-11 Intel Corporation Control mechanisms for enqueue and dequeue operations in a pipelined network processor
US7895239B2 (en) * 2002-01-04 2011-02-22 Intel Corporation Queue arrays in network devices
US7181573B2 (en) * 2002-01-07 2007-02-20 Intel Corporation Queue array caching in network devices
US7613200B1 (en) 2002-01-15 2009-11-03 Cisco Technology, Inc. Method and apparatus using a random indication to map items to paths and to recirculate or delay the sending of a particular item when a destination over its mapped path is unreachable
US6934951B2 (en) 2002-01-17 2005-08-23 Intel Corporation Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section
US7610451B2 (en) 2002-01-25 2009-10-27 Intel Corporation Data transfer mechanism using unidirectional pull bus and push bus
US7181594B2 (en) * 2002-01-25 2007-02-20 Intel Corporation Context pipelines
US7149226B2 (en) * 2002-02-01 2006-12-12 Intel Corporation Processing data packets
US7437724B2 (en) * 2002-04-03 2008-10-14 Intel Corporation Registers for data transfers
US7075940B1 (en) 2002-05-06 2006-07-11 Cisco Technology, Inc. Method and apparatus for generating and using dynamic mappings between sets of entities such as between output queues and ports in a communications system
US7471688B2 (en) 2002-06-18 2008-12-30 Intel Corporation Scheduling system for transmission of cells to ATM virtual circuits and DSL ports
US7337275B2 (en) 2002-08-13 2008-02-26 Intel Corporation Free list and ring data structure management
US7304999B2 (en) * 2002-08-24 2007-12-04 Cisco Technology Inc. Methods and apparatus for processing packets including distributing packets across multiple packet processing engines and gathering the processed packets from the processing engines
US7404015B2 (en) * 2002-08-24 2008-07-22 Cisco Technology, Inc. Methods and apparatus for processing packets including accessing one or more resources shared among processing engines
US7352769B2 (en) 2002-09-12 2008-04-01 Intel Corporation Multiple calendar schedule reservation structure and method
US7051259B1 (en) 2002-10-08 2006-05-23 Cisco Technology, Inc. Methods and apparatus for communicating time and latency sensitive information
US7433307B2 (en) 2002-11-05 2008-10-07 Intel Corporation Flow control in a network environment
US7313093B1 (en) 2002-11-26 2007-12-25 Cisco Technology, Inc. Methods and apparatus for selectively discarding packets during overload conditions
US6941438B2 (en) * 2003-01-10 2005-09-06 Intel Corporation Memory interleaving
US7443836B2 (en) 2003-06-16 2008-10-28 Intel Corporation Processing a data packet
KR100601043B1 (ko) * 2003-11-13 2006-07-14 한국전자통신연구원 패킷을 스케줄링하는 라우터 및 그 방법
US7213099B2 (en) 2003-12-30 2007-05-01 Intel Corporation Method and apparatus utilizing non-uniformly distributed DRAM configurations and to detect in-range memory address matches
US7532647B2 (en) 2004-07-14 2009-05-12 Tekelec Methods and systems for auto-correlating message transfer part (MTP) priority and internet protocol (IP) type of service in converged networks
US7551617B2 (en) 2005-02-08 2009-06-23 Cisco Technology, Inc. Multi-threaded packet processing architecture with global packet memory, packet recirculation, and coprocessor
US7623539B2 (en) * 2005-03-31 2009-11-24 Agere Systems Inc. Apparatus and method for processing cells in an ATM adaptation layer device in a communications system that exhibits cell delay variation
US7739426B1 (en) 2005-10-31 2010-06-15 Cisco Technology, Inc. Descriptor transfer logic

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4317196A (en) * 1978-06-02 1982-02-23 Texas Instruments Incorporated Transparent intelligent network for data and voice
JPS55140347A (en) * 1979-04-20 1980-11-01 Oki Electric Ind Co Ltd Information sequence security system
JPS5619259A (en) * 1979-07-25 1981-02-23 Hitachi Ltd Multiplex data collecting/distributing device
EP0214352B1 (en) * 1985-08-13 1990-10-24 International Business Machines Corporation Adaptive packet/circuit switched transportation method and system
EP0215526B1 (en) * 1985-09-19 1991-05-08 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Data communication system
US4894823A (en) * 1986-02-28 1990-01-16 American Telephone And Telegraph Company Time stamping for packet system nodes
JPH0771121B2 (ja) * 1986-09-12 1995-07-31 日本電信電話株式会社 パケツト通信方式
JPS63136859A (ja) * 1986-11-28 1988-06-09 Fujitsu Ltd パケツト交換機
JPS63305641A (ja) * 1987-06-08 1988-12-13 Nippon Telegr & Teleph Corp <Ntt> パケット通信方式
JP2659421B2 (ja) * 1988-02-17 1997-09-30 日本電信電話株式会社 自己ルーチング通話路
CA1331801C (en) * 1988-03-17 1994-08-30 Yasuro Shobatake Packet switching device
JP2753254B2 (ja) * 1988-04-06 1998-05-18 株式会社日立製作所 パケツト交換システム
JP2667868B2 (ja) * 1988-04-06 1997-10-27 株式会社日立製作所 セル・スイッチング・システム
EP0351818B1 (en) * 1988-07-22 1998-12-02 Hitachi, Ltd. ATM switching system
IT1224493B (it) * 1988-10-17 1990-10-04 Cselt Centro Studi Lab Telecom Interfaccia di controllo e commutazione di etichetta per commutazione veloce di pacchetto asincrona
US4899335A (en) * 1988-12-21 1990-02-06 American Telephone And Telegraph Company, At&T Bell Laboratories Self routing packet switching network architecture
US4937817A (en) * 1988-12-29 1990-06-26 American Telephone And Telegraph Company Packet selection for packet distribution arrangements
EP1194613A4 (en) * 1999-04-13 2006-08-23 Semitool Inc PROCESSOR OF PARTS HAVING IMPROVED TREATMENT FLUID FLOW PROCESSING CHAMBER

Also Published As

Publication number Publication date
AU6786890A (en) 1991-06-27
CA2032774C (en) 1994-02-01
EP0435046A3 (en) 1992-04-29
CA2032774A1 (en) 1991-06-24
AU639961B2 (en) 1993-08-12
DE59010278D1 (de) 1996-05-15
ATE136706T1 (de) 1996-04-15
EP0435046B1 (de) 1996-04-10
JP2898762B2 (ja) 1999-06-02
KR0163180B1 (ko) 1998-12-01
DE3942977A1 (de) 1991-06-27
KR910013798A (ko) 1991-08-08
EP0435046A2 (de) 1991-07-03
US5173897A (en) 1992-12-22
JPH06209328A (ja) 1994-07-26

Similar Documents

Publication Publication Date Title
ES2088944T3 (es) Procedimiento para restablecer la secuencia de celulas originales, en particular para un conmutador atm, asi como una unidad de salida para dicho conmutador.
DE59010144D1 (de) Koppelnetz und Koppelnetzmodul für ein ATM-System
EP0385429A3 (en) Self-routing switching system having dual self-routing switch module network structure
EP1116060A4 (en) NON-BLOCKING OPTICAL SWITCH CORE WITH OPTIMIZED SWITCHING ARCHITECTURE BASED ON RECIPE CONDITIONS
ES2127719T3 (es) Puesto de operador atm con capacidad de copia.
KR910017805A (ko) Atm교환기
ES2177741T3 (es) Conmutador atm que utiliza una conmutacion sincrona por grupos de lineas.
CA2280580A1 (en) Atm switch
CA2247437A1 (en) A fault tolerant switching system for satellite and terrestrial switches
SE9300484D0 (sv) Saett foer hantering av redundanta vaeljarplani pake tvaeljare och vaeljare foer utfoerande av saettet
CA2038568A1 (en) Atm cell broadcasting system
DE60038722D1 (de) Verfahren zur Bestimmung von Netzwerkpfaden in einer dreistufigen Schaltmatrix
ES2085502T3 (es) Disposicion de acoplamiento de inversion-atm al menos duplicada, de dos fases con (2nx2n)-multiplos de acoplamiento.
ATE127300T1 (de) Mehrweg- und selbstlenkungsvermittlungsnetz zur vermittlung von asynchronen zeitmultiplexeinheiten mit verfügbarkeitszeichen.
ATE259123T1 (de) Verfahren zur durchschaltung von optischen nachrichtenzellen
SE9201697L (sv) Kvadratisk väljararkitektur
EP0755139A3 (en) ATM switch address generating circuit
KR970008879A (ko) Atm 스위치의 어드레스 생성 회로
TW230287B (es)
KR960027803A (ko) 출력버퍼형 비동기 전송방식(atm) 스위치
KR100230973B1 (ko) Atm 스위칭 시스템에서 분기 복사망
TW326116B (en) Distribution network switching system for large switching architecture
ES2137284T3 (es) Red de conmutacion para una central telefonica digital con modo multiplex por division en el tiempo.
JPS6489836A (en) Decentralized control type self routing exchange system
KR960020151A (ko) Atm 교환기 복사망의 방송형 스위치

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 435046

Country of ref document: ES

FG2A Definitive protection

Ref document number: 435046

Country of ref document: ES