ES2099074T3 - Unidad logica aritmetica y de registro. - Google Patents

Unidad logica aritmetica y de registro.

Info

Publication number
ES2099074T3
ES2099074T3 ES90101505T ES90101505T ES2099074T3 ES 2099074 T3 ES2099074 T3 ES 2099074T3 ES 90101505 T ES90101505 T ES 90101505T ES 90101505 T ES90101505 T ES 90101505T ES 2099074 T3 ES2099074 T3 ES 2099074T3
Authority
ES
Spain
Prior art keywords
bit
treatment
arithmetic logic
data
data words
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90101505T
Other languages
English (en)
Inventor
Steven P Davies
Mark Espelien
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Application granted granted Critical
Publication of ES2099074T3 publication Critical patent/ES2099074T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30112—Register structure comprising data of variable length
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/382—Reconfigurable for different fixed word lengths
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)

Abstract

APARATO DE LOGICA ARITMETICA Y REGISTRO PARA UTILIZACION EN EL TRATAMIENTO DE DATOS DIGITALES Y QUE PROPORCIONA UNA ARQUITECTURA CONECTADA DIVIDIDA QUE OPERA SOBRE MULTIPLES FORMATOS DE DATOS. SE EMPLEA UN ARCHIVO DE REGISTROS PARA ALMACENAR PALABRAS DE DATOS. UNA UNIDAD DE LOGICA ARITMETICA PROCESA LAS PALABRAS DE DATOS POR MEDIO DE DOS UNIDADES DE LOGICA ARITMETICA EN PARALELO QUE PROPORCIONAN OPERACIONES DE TRATAMIENTO DE ARITMETICA DE PUNTO FIJO Y FLOTANTE, RESPECTIVAMENTE. LAS DOS UNIDADES DE LOGICA ARITMETICA EN PARALELO PERMITEN EL TRATAMIENTO DE UNA PLURALIDAD DE FORMATOS DE TRATAMIENTO DE DATOS PREDETERMINADOS, INCLUYENDO FORMATOS DE TRATAMIENTO DE PUNTO FIJO DOBLE DE 16 BITS, PUNTO FIJO DE 32 BITS, PUNTO FLOTANTE DE 32 BITS Y DATOS LOGICOS. LOS REGISTROS DE TRATAMIENTO POSTERIOR PROPORCIONAN UN REGISTRO LIMITADOR/DESPLAZADOR, UN BUFFER DE PRIMERO EN ENTRAR PRIMERO, PRIMERO EN SALIR DE TAMAÑO VARIABLE PARA CONTROLAR LA LONGITUD DE LA CONEXION DE REGISTROS, Y LA LOGICA QUE PROPORCIONA LA COLA DE LAS PALABRAS DE DATOS PROCESADAS. EL ARCHIVO DE REGISTROS Y LA UNIDAD DE LOGICA ARITMETICA DE PUNTO FIJO PUEDEN ESTAR ACOPLADOS SELECTIVAMENTE ENTRE SI PARA FUNCIONAR COMO UN ACUMULADOR. ESTA FUNCION PERMITE EL TRATAMIENTO DE PALABRAS DE DATOS DE TAL MODO QUE SE ACUMULAN DOS PALABRAS DE DATOS DE 32 BITS EN UNA PALABRA DE DATOS DE 64 BITS O LAS PALABRAS DOBLES DE DATOS DE 16 BITS SE ACUMULAN EN DOS PALABRAS DE DATOS DE 32 BITS.EL PROCESO QUE UTILIZA EL FORMATO DOBLE DE 16 BITS EMPLEA UN ESQUEMA DE REBOSAMIENTO POTENCIAL QUE PERMITE QUE FUNCIONEN UNA VARIEDAD DE ALGORITMOS DE TRATAMIENTO DE SEÑALES CON CODIGO RELATIVAMENTE COMPACTO.
ES90101505T 1989-01-27 1990-01-25 Unidad logica aritmetica y de registro. Expired - Lifetime ES2099074T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US30378889A 1989-01-27 1989-01-27

Publications (1)

Publication Number Publication Date
ES2099074T3 true ES2099074T3 (es) 1997-05-16

Family

ID=23173699

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90101505T Expired - Lifetime ES2099074T3 (es) 1989-01-27 1990-01-25 Unidad logica aritmetica y de registro.

Country Status (6)

Country Link
EP (1) EP0380099B1 (es)
JP (1) JP2701955B2 (es)
AU (2) AU4884190A (es)
CA (1) CA2007059C (es)
DE (1) DE69030337T2 (es)
ES (1) ES2099074T3 (es)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5268854A (en) * 1990-11-13 1993-12-07 Kabushiki Kaisha Toshiba Microprocessor with a function for three-dimensional graphic processing
EP0606674B1 (en) * 1992-12-04 1999-07-28 Koninklijke Philips Electronics N.V. Processor for uniform operations on respective series of successive data in respective parallel data streams
US6493817B1 (en) * 1999-05-21 2002-12-10 Hewlett-Packard Company Floating-point unit which utilizes standard MAC units for performing SIMD operations
FR2820523B1 (fr) * 2001-02-08 2003-05-16 St Microelectronics Sa Microprocesseur comportant une instruction d'inversion des bits d'un mot binaire
US8880573B2 (en) 2010-10-12 2014-11-04 Dolby Laboratories Licensing Corporation System and method of dynamic precision operations
EP2866138B1 (en) * 2013-10-23 2019-08-07 Teknologian tutkimuskeskus VTT Oy Floating-point supportive pipeline for emulated shared memory architectures
US10514911B2 (en) 2014-11-26 2019-12-24 International Business Machines Corporation Structure for microprocessor including arithmetic logic units and an efficiency logic unit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55108050A (en) * 1979-02-13 1980-08-19 Toshiba Corp Floating decimal point operation circuit
US4476537A (en) * 1981-06-11 1984-10-09 Data General Corporation Fixed point and floating point computation units using commonly shared control fields
AU556521B2 (en) * 1981-06-11 1986-11-06 Data General Corporation Arithmetic unit
US4476523A (en) * 1981-06-11 1984-10-09 Data General Corporation Fixed point and floating point computation units using commonly shared control fields
JPH0721760B2 (ja) * 1983-12-10 1995-03-08 ソニー株式会社 ディジタル演算回路
US4766564A (en) * 1984-08-13 1988-08-23 International Business Machines Corporation Dual putaway/bypass busses for multiple arithmetic units
JPH0736150B2 (ja) * 1985-01-31 1995-04-19 株式会社日立製作所 バレルシフト回路
JPS61182134A (ja) * 1985-02-06 1986-08-14 Nec Corp 加算装置
US4641247A (en) * 1985-08-30 1987-02-03 Advanced Micro Devices, Inc. Bit-sliced, dual-bus design of integrated circuits
JP2503984B2 (ja) * 1986-07-15 1996-06-05 日本電気株式会社 情報処理装置
US4800516A (en) * 1986-10-31 1989-01-24 Amdahl Corporation High speed floating-point unit
JPS63158626A (ja) * 1986-12-23 1988-07-01 Nec Corp 演算処理装置
JPS63201830A (ja) * 1987-02-18 1988-08-19 Hitachi Ltd 情報処理装置
JPS63310019A (ja) * 1987-06-11 1988-12-19 Matsushita Electric Ind Co Ltd デ−タ処理装置
JP2517999B2 (ja) * 1988-02-08 1996-07-24 日本電気株式会社 論理演算装置

Also Published As

Publication number Publication date
AU4884190A (en) 1990-08-16
AU646956B2 (en) 1994-03-10
CA2007059A1 (en) 1990-07-27
DE69030337T2 (de) 1997-11-06
CA2007059C (en) 1994-05-24
EP0380099B1 (en) 1997-04-02
DE69030337D1 (de) 1997-05-07
JP2701955B2 (ja) 1998-01-21
EP0380099A2 (en) 1990-08-01
EP0380099A3 (en) 1992-06-24
AU1806092A (en) 1992-07-30
JPH02239323A (ja) 1990-09-21

Similar Documents

Publication Publication Date Title
ES2095841T3 (es) Aparato y metodo para el proceso de imagenes.
FI843751A7 (fi) Puolitavulla ja sanalla osoitettava muisti peräkkäisten tietoyksiköiden hakemiseksi desimaaliaritmeettisentoiminnan tueksi.
ES8406756A1 (es) Un procesador central para un sistema de tratamiento de datos digitales de proposito general
ES2093644T3 (es) Sistema de comunicacion por radio digital y radio bidireccional.
ES2161046T3 (es) Dispositivo y metodo para la determinacion de no en aire exhalado.
ES473937A1 (es) Mejoras en los dispositivos para tratamiento de datos.
DE3882268D1 (de) Graphisches eingabetablett.
DE69020234D1 (de) Informationsein-/ausgabe-Vorrichtung mit Lichtgriffel.
ES2056655T3 (es) Una unidad aritmetica para la funcion aritmetica de la estructura.
DE3867837D1 (de) Eingangs-/ausgangsarchitektur fuer ringverbundene verteilte-speicher-parallelrechner.
ES2154269T3 (es) Sistema de procesamiento en tiempo real.
DE3673342D1 (de) Ttl/cmos-eingangspuffer.
IT8720767A0 (it) Memoria tampone trasparente.
GB9619825D0 (en) Data processing condition code flags
ES2099074T3 (es) Unidad logica aritmetica y de registro.
ES516345A0 (es) "una instalacion de tratamiento de informacion para realizar operaciones de tratamiento de datos".
ES8307393A1 (es) Circuito operativo para actuar en palabras de datos digitales.
ITMI920604A0 (it) Buffer di ingresso indirizzi
ES2101772T3 (es) Dispositivo terminal con pantalla de lectura braille.
MX171580B (es) Manipulacion de documentos en un sistema de procesamiento de datos
FR2363834A1 (fr) Circuit de processeur
NL191426B (nl) CMOS ingangsbuffertrap.
ES2167406T3 (es) Aparato de grabacion de señales digitales.
ES8303863A1 (es) "perfeccionamientos introducidos en una disposicion de tratamiento de senales digitales".
MY118456A (en) Data processing condition code flags

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 380099

Country of ref document: ES