ES8701453A1 - Procedimiento para la fabricacion de placas de circuito impreso de capas multiples. - Google Patents

Procedimiento para la fabricacion de placas de circuito impreso de capas multiples.

Info

Publication number
ES8701453A1
ES8701453A1 ES544405A ES544405A ES8701453A1 ES 8701453 A1 ES8701453 A1 ES 8701453A1 ES 544405 A ES544405 A ES 544405A ES 544405 A ES544405 A ES 544405A ES 8701453 A1 ES8701453 A1 ES 8701453A1
Authority
ES
Spain
Prior art keywords
laminates
arrangement
making
circuit board
multilayer circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES544405A
Other languages
English (en)
Other versions
ES544405A0 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
President Engineering Corp
Original Assignee
President Engineering Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by President Engineering Corp filed Critical President Engineering Corp
Publication of ES544405A0 publication Critical patent/ES544405A0/es
Publication of ES8701453A1 publication Critical patent/ES8701453A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638—Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10598—Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
  • Details Of Indoor Wiring (AREA)

Abstract

PROCEDIMIENTO PARA LA FABRICACION DE PLACAS DE CIRCUITO IMPRESO DE CAPAS MULTIPLES, CON ESQUEMAS ELECTRICOS IMPRESOS SITUADOS AL MENOS EN TRES PLANOS. COMPRENDE LAS SIGUIENTES OPERACIONES: PRIMERA, SE DISPONEN AL MENOS DOS LAMINADOS, UNO SOBRE OTRO, INTERCALANDOSE ENTRE AMBOS AL MENOS UN PRODUCTO DE PREIMPREGNADO; SEGUNDA, DICHOS LAMINADOS SE ORIENTAN RELATIVAMENTE ENTRE SI POR MEDIO DE UN SISTEMA DE TALADRO DE AJUSTE DEL QUE VAN DOTADOS DICHOS LAMINADOS; TERCERA, SE ENSAMBLA LA ESTRUCTURA EN CAPAS EMPLEANDOSE ELEMENTOS DE UNION MECANICOS, DE MANERA QUE LOS LAMINADOS QUEDAN FIJADOS RELATIVAMENTE ENTRE SI. DE APLICACION EN LA PREPARACION DE CIRCUITOS ELECTRICOS IMPRESOS.
ES544405A 1984-06-22 1985-06-21 Procedimiento para la fabricacion de placas de circuito impreso de capas multiples. Expired ES8701453A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19843423181 DE3423181A1 (de) 1984-06-22 1984-06-22 Verfahren zur herstellung von vorlaminaten fuer mehrlagenleiterplatten

Publications (2)

Publication Number Publication Date
ES544405A0 ES544405A0 (es) 1986-11-16
ES8701453A1 true ES8701453A1 (es) 1986-11-16

Family

ID=6238964

Family Applications (1)

Application Number Title Priority Date Filing Date
ES544405A Expired ES8701453A1 (es) 1984-06-22 1985-06-21 Procedimiento para la fabricacion de placas de circuito impreso de capas multiples.

Country Status (18)

Country Link
EP (1) EP0167867A3 (es)
JP (1) JPS6169197A (es)
KR (1) KR860000711A (es)
AU (1) AU4395185A (es)
BR (1) BR8502956A (es)
CA (1) CA1224884A (es)
DD (1) DD234643A5 (es)
DE (1) DE3423181A1 (es)
DK (1) DK278185A (es)
ES (1) ES8701453A1 (es)
FI (1) FI852464L (es)
GR (1) GR851516B (es)
HU (1) HUT39311A (es)
IL (1) IL75551A0 (es)
NO (1) NO852512L (es)
PL (1) PL254118A1 (es)
PT (1) PT80686B (es)
ZA (1) ZA854662B (es)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1261481A (en) * 1986-03-13 1989-09-26 Kazumasa Eguchi Printed circuit board capable of preventing electromagnetic interference
JPS62295488A (ja) * 1986-06-14 1987-12-22 松下電工株式会社 多層プリント配線板の製法
DE3819785A1 (de) * 1988-06-10 1989-12-14 Ferrozell Sachs & Co Gmbh Verfahren zum herstellen von mehrlagigen, gedruckten leiterplatten
CH678412A5 (es) * 1988-11-11 1991-09-13 Fela Planungs Ag
SE9001766L (sv) * 1990-05-16 1991-09-02 Perstorp Ab Saett vid tillverkning av flerlagermoensterkort
US5832596A (en) * 1996-12-31 1998-11-10 Stmicroelectronics, Inc. Method of making multiple-bond shelf plastic package

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57196598A (en) * 1981-05-29 1982-12-02 Hitachi Ltd Method of producing multilayer printed board

Also Published As

Publication number Publication date
IL75551A0 (en) 1985-10-31
DK278185D0 (da) 1985-06-19
ES544405A0 (es) 1986-11-16
PL254118A1 (en) 1986-05-06
JPS6169197A (ja) 1986-04-09
FI852464A0 (fi) 1985-06-20
CA1224884A (en) 1987-07-28
PT80686A (de) 1985-07-01
AU4395185A (en) 1986-01-02
NO852512L (no) 1985-12-23
DD234643A5 (de) 1986-04-09
EP0167867A2 (de) 1986-01-15
GR851516B (es) 1985-11-25
EP0167867A3 (de) 1987-01-28
FI852464A7 (fi) 1985-12-23
FI852464L (fi) 1985-12-23
HUT39311A (en) 1986-08-28
PT80686B (de) 1987-02-12
DK278185A (da) 1985-12-23
ZA854662B (en) 1986-04-30
KR860000711A (ko) 1986-01-30
BR8502956A (pt) 1986-03-04
DE3423181A1 (de) 1986-01-02

Similar Documents

Publication Publication Date Title
JPS647697A (en) Manufacture of hybrid multi-layer circuit board
ES2069570T3 (es) Procedimiento de fabricacion de una placa de conexionado impreso de multiples capas.
ES2104778T3 (es) Procedimiento para soldar y montar placas de circuitos impresos con componentes.
ATE83885T1 (de) Leiterplatte mit einer kuehlvorrichtung.
ES465953A1 (es) Perfeccionamientos en la realizacion de circuitos inductivosincorporados en un soporte
CA1017547A (en) Process for producing computer circuits utilizing printed circuit boards
JPS57159086A (en) Composite printed circuit board laminate
KR850001658A (ko) 인쇄 배선판
EP0147014A3 (en) Multilayer printed circuit board structure
EP0080689A3 (en) Method for fabricating multilayer laminated printed circuit boards
DE69316995D1 (de) Elektronisches laminatsystem mit verbesserten registrierungseigenschaften
ES522230A0 (es) Procedimiento para la fabricacion de laminados multicapa de vidrio-termoplastico.
DE3873577D1 (de) Verarbeitete schichtstoffe fuer hochfrequenzschaltungen.
SE8401205D0 (sv) Connector
ES8601628A1 (es) Un dispositivo compensador de grosores variables de placas de circuito impreso
DE3679627D1 (de) Mehrschichtige gedruckte schaltungsplatte.
BR8703504A (pt) Folha de cobre,metodo de produzir uma folha de cobre e laminado para uso na fabricacao de circuitos impressos
ATE124599T1 (de) Herstellung von mehrschichtigen leiterplatten mit erhöhter leiterbahnendichte.
DE3751496D1 (de) Verfahren und vorrichtung zur herstellung von gedruckten leiterplatten.
AU4395185A (en) Producing multilayer circuit boards
GB1436776A (en) Printed circuits
ES8702105A1 (es) Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores
JPS5640296A (en) Producing copperrclad laminate for printed circuit board
KR840006487U (ko) 다층 프린트 배선판
ES455373A1 (es) Cuadro de capas multiples para conexiones impresas.