FR2404300A1 - Procede de fabrication d'un circuit integre comportant des dispositifs complementaires a effet de champ, et circuit obtenu - Google Patents

Procede de fabrication d'un circuit integre comportant des dispositifs complementaires a effet de champ, et circuit obtenu

Info

Publication number
FR2404300A1
FR2404300A1 FR7824872A FR7824872A FR2404300A1 FR 2404300 A1 FR2404300 A1 FR 2404300A1 FR 7824872 A FR7824872 A FR 7824872A FR 7824872 A FR7824872 A FR 7824872A FR 2404300 A1 FR2404300 A1 FR 2404300A1
Authority
FR
France
Prior art keywords
source
drain regions
integrated circuit
manufacturing
effect devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7824872A
Other languages
English (en)
Other versions
FR2404300B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harris Corp
Original Assignee
Harris Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harris Corp filed Critical Harris Corp
Publication of FR2404300A1 publication Critical patent/FR2404300A1/fr
Application granted granted Critical
Publication of FR2404300B1 publication Critical patent/FR2404300B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
    • H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
    • H10W10/0127—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers using both n-type and p-type impurities, e.g. for isolation of complementary doped regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/07—Guard rings and cmos

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

Fabrication de circuits intégrés. Le circuit intégré comporte un anneau de garde 24, de type P qui s'étend latéralement depuis le bord extérieur des régions de source et de drain 42 du dispositif 40 à canal N jusqu'au bord du puits 18 de type P, ainsi qu'un anneau de garde 28 de type N s'étendant latéralement depuis le bord extérieur des régions de source et de drain 38 du dispositif 36 à canal P jusqu'à un point voisin mais espacé du puits 18. Les bords latéraux intérieurs des anneaux de garde 24, 28 sont alignés latéralement avec les bords extérieurs des régions de source et de drain, et la face supérieure des anneaux de garde est verticalement décalée par rapport à la face supérieure des régions de source et de drain par l'oxyde formé dans le substrat.
FR7824872A 1977-09-21 1978-08-29 Procede de fabrication d'un circuit integre comportant des dispositifs complementaires a effet de champ, et circuit obtenu Granted FR2404300A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/835,263 US4135955A (en) 1977-09-21 1977-09-21 Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation

Publications (2)

Publication Number Publication Date
FR2404300A1 true FR2404300A1 (fr) 1979-04-20
FR2404300B1 FR2404300B1 (fr) 1983-01-21

Family

ID=25269065

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7824872A Granted FR2404300A1 (fr) 1977-09-21 1978-08-29 Procede de fabrication d'un circuit integre comportant des dispositifs complementaires a effet de champ, et circuit obtenu

Country Status (5)

Country Link
US (1) US4135955A (fr)
DE (1) DE2816795A1 (fr)
FR (1) FR2404300A1 (fr)
GB (1) GB1581498A (fr)
IT (1) IT1161684B (fr)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4485390A (en) * 1978-03-27 1984-11-27 Ncr Corporation Narrow channel FET
US4402002A (en) * 1978-04-06 1983-08-30 Harris Corporation Radiation hardened-self aligned CMOS and method of fabrication
US4313768A (en) * 1978-04-06 1982-02-02 Harris Corporation Method of fabricating improved radiation hardened self-aligned CMOS having Si doped Al field gate
IT1166587B (it) * 1979-01-22 1987-05-05 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
US4295897B1 (en) * 1979-10-03 1997-09-09 Texas Instruments Inc Method of making cmos integrated circuit device
US4295266A (en) * 1980-06-30 1981-10-20 Rca Corporation Method of manufacturing bulk CMOS integrated circuits
GB2084794B (en) * 1980-10-03 1984-07-25 Philips Electronic Associated Methods of manufacturing insulated gate field effect transistors
JPS5791553A (en) * 1980-11-29 1982-06-07 Toshiba Corp Semiconductor device
US4385947A (en) * 1981-07-29 1983-05-31 Harris Corporation Method for fabricating CMOS in P substrate with single guard ring using local oxidation
US4613885A (en) * 1982-02-01 1986-09-23 Texas Instruments Incorporated High-voltage CMOS process
US4435895A (en) 1982-04-05 1984-03-13 Bell Telephone Laboratories, Incorporated Process for forming complementary integrated circuit devices
IT1210872B (it) * 1982-04-08 1989-09-29 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate.
US4412375A (en) * 1982-06-10 1983-11-01 Intel Corporation Method for fabricating CMOS devices with guardband
US4480375A (en) * 1982-12-09 1984-11-06 International Business Machines Corporation Simple process for making complementary transistors
US4471523A (en) * 1983-05-02 1984-09-18 International Business Machines Corporation Self-aligned field implant for oxide-isolated CMOS FET
US4574467A (en) * 1983-08-31 1986-03-11 Solid State Scientific, Inc. N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel
US4517731A (en) * 1983-09-29 1985-05-21 Fairchild Camera & Instrument Corporation Double polysilicon process for fabricating CMOS integrated circuits
US4567640A (en) * 1984-05-22 1986-02-04 Data General Corporation Method of fabricating high density CMOS devices
US4600445A (en) * 1984-09-14 1986-07-15 International Business Machines Corporation Process for making self aligned field isolation regions in a semiconductor substrate
US4757363A (en) * 1984-09-14 1988-07-12 Harris Corporation ESD protection network for IGFET circuits with SCR prevention guard rings
US4713329A (en) * 1985-07-22 1987-12-15 Data General Corporation Well mask for CMOS process
US4925806A (en) * 1988-03-17 1990-05-15 Northern Telecom Limited Method for making a doped well in a semiconductor substrate
TW328650B (en) * 1996-08-27 1998-03-21 United Microelectronics Corp The MOS device and its manufacturing method
JP3931138B2 (ja) * 2002-12-25 2007-06-13 三菱電機株式会社 電力用半導体装置及び電力用半導体装置の製造方法
RU2674415C1 (ru) * 2018-03-06 2018-12-07 Акционерное общество Научно-производственный центр "Электронные вычислительно-информационные системы" (АО НПЦ "ЭЛВИС") Радиационно-стойкая библиотека элементов на комплементарных металл-окисел-полупроводник транзисторах

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
FR2240527A1 (fr) * 1973-08-06 1975-03-07 Rca Corp
DE2700873A1 (de) * 1976-01-12 1977-07-21 Hitachi Ltd Verfahren zur herstellung von komplementaeren isolierschicht-feldeffekttransistoren
US4045250A (en) * 1975-08-04 1977-08-30 Rca Corporation Method of making a semiconductor device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3673428A (en) * 1970-09-18 1972-06-27 Rca Corp Input transient protection for complementary insulated gate field effect transistor integrated circuit device
US3712995A (en) * 1972-03-27 1973-01-23 Rca Corp Input transient protection for complementary insulated gate field effect transistor integrated circuit device
US4027380A (en) * 1974-06-03 1977-06-07 Fairchild Camera And Instrument Corporation Complementary insulated gate field effect transistor structure and process for fabricating the structure
US3983620A (en) * 1975-05-08 1976-10-05 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
US4006491A (en) * 1975-05-15 1977-02-01 Motorola, Inc. Integrated circuit having internal main supply voltage regulator
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
FR2240527A1 (fr) * 1973-08-06 1975-03-07 Rca Corp
US4045250A (en) * 1975-08-04 1977-08-30 Rca Corporation Method of making a semiconductor device
DE2700873A1 (de) * 1976-01-12 1977-07-21 Hitachi Ltd Verfahren zur herstellung von komplementaeren isolierschicht-feldeffekttransistoren

Also Published As

Publication number Publication date
IT7812700A0 (it) 1978-07-07
IT1161684B (it) 1987-03-18
FR2404300B1 (fr) 1983-01-21
DE2816795C2 (fr) 1989-10-05
GB1581498A (en) 1980-12-17
US4135955A (en) 1979-01-23
DE2816795A1 (de) 1979-04-05

Similar Documents

Publication Publication Date Title
FR2404300A1 (fr) Procede de fabrication d'un circuit integre comportant des dispositifs complementaires a effet de champ, et circuit obtenu
GB1375355A (fr)
KR980006025A (ko) 상보형 반도체 장치 및 그 제조 방법
KR850006656A (ko) 반도체 집적회로장치의 제조방법
KR880011924A (ko) 반도체 집적회로장치 및 그 제조방법
KR930024182A (ko) "상보형 금속 산화물 반도체(cmos)"또는 바이폴라/cmos공정을 사용하여 n-채널 및 p-채널 접합 전계 효과 트랜지스터 및 cmos 트랜지스터를 제조하는 방법
JPS51142929A (en) Production method of n channel mis semiconductor devices
GB1529498A (en) Transistor having integrated protection
GB1327920A (en) Transistor and method of manufacturing the same
GB1109371A (en) Metal-oxide-semiconductor field effect transistor
KR890005891A (ko) 반도체 집적회로 장치 및 그 제조방법
EP0286428A3 (fr) Procédé pour la fabrication d'un transistor à effet de champ à jonction
KR940022907A (ko) 비대칭 엘디디(ldd) 접합 박막트랜지스터
GB856430A (en) Improvements in and relating to semi-conductive devices
KR880006787A (ko) 모놀리식 집적회로
JPS55130171A (en) Mos field effect transistor
JPS5322378A (en) Production of field effect transistor s
JPS55121666A (en) Mos transistor circuit
JPS6431471A (en) Semiconductor device
JPS53142190A (en) Semiconductor device
KR910015063A (ko) 상보형 쌍극 트랜지스터
JPS55154769A (en) Manufacture of semiconductor device
JPS5269278A (en) Production of s#-gate type complementary mos semiconductor device
JPS5483779A (en) Junction type field effect semiconductor device
JPH0695535B2 (ja) 半導体装置

Legal Events

Date Code Title Description
ST Notification of lapse