FR2918792B1 - Procede de traitement de defauts d'interface dans un substrat. - Google Patents
Procede de traitement de defauts d'interface dans un substrat.Info
- Publication number
- FR2918792B1 FR2918792B1 FR0756370A FR0756370A FR2918792B1 FR 2918792 B1 FR2918792 B1 FR 2918792B1 FR 0756370 A FR0756370 A FR 0756370A FR 0756370 A FR0756370 A FR 0756370A FR 2918792 B1 FR2918792 B1 FR 2918792B1
- Authority
- FR
- France
- Prior art keywords
- substrate
- processing interface
- interface defects
- defects
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P10/00—Bonding of wafers, substrates or parts of devices
- H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
- H10P10/128—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
- H10D62/405—Orientations of crystalline planes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2905—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3411—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/38—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
- H10P14/3802—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0756370A FR2918792B1 (fr) | 2007-07-10 | 2007-07-10 | Procede de traitement de defauts d'interface dans un substrat. |
| US12/165,365 US7799651B2 (en) | 2007-07-10 | 2008-06-30 | Method of treating interface defects in a substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0756370A FR2918792B1 (fr) | 2007-07-10 | 2007-07-10 | Procede de traitement de defauts d'interface dans un substrat. |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2918792A1 FR2918792A1 (fr) | 2009-01-16 |
| FR2918792B1 true FR2918792B1 (fr) | 2010-04-23 |
Family
ID=39183192
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR0756370A Active FR2918792B1 (fr) | 2007-07-10 | 2007-07-10 | Procede de traitement de defauts d'interface dans un substrat. |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7799651B2 (fr) |
| FR (1) | FR2918792B1 (fr) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8962376B2 (en) * | 2009-04-21 | 2015-02-24 | The Silanna Group Pty Ltd | Optoelectronic device with lateral pin or pin junction |
| US11605630B2 (en) * | 2009-10-12 | 2023-03-14 | Monolithic 3D Inc. | 3D integrated circuit device and structure with hybrid bonding |
| FR2968121B1 (fr) | 2010-11-30 | 2012-12-21 | Soitec Silicon On Insulator | Procede de transfert d'une couche a haute temperature |
| FR3076292B1 (fr) * | 2017-12-28 | 2020-01-03 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procede de transfert d'une couche utile sur un substrat support |
| FR3094559B1 (fr) * | 2019-03-29 | 2024-06-21 | Soitec Silicon On Insulator | Procédé de transfert de paves d’un substrat donneur sur un substrat receveur |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4177084A (en) * | 1978-06-09 | 1979-12-04 | Hewlett-Packard Company | Method for producing a low defect layer of silicon-on-sapphire wafer |
| US4602965A (en) * | 1984-03-13 | 1986-07-29 | Communications Satellite Corporation | Method of making FETs in GaAs by dual species implantation of silicon and boron |
| JPS61199641A (ja) * | 1985-02-28 | 1986-09-04 | Oki Electric Ind Co Ltd | 化合物半導体素子の製造方法 |
| US4659392A (en) * | 1985-03-21 | 1987-04-21 | Hughes Aircraft Company | Selective area double epitaxial process for fabricating silicon-on-insulator structures for use with MOS devices and integrated circuits |
| US4863877A (en) * | 1987-11-13 | 1989-09-05 | Kopin Corporation | Ion implantation and annealing of compound semiconductor layers |
| US6703293B2 (en) * | 2002-07-11 | 2004-03-09 | Sharp Laboratories Of America, Inc. | Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates |
| US8138061B2 (en) * | 2005-01-07 | 2012-03-20 | International Business Machines Corporation | Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide |
| US7291539B2 (en) * | 2005-06-01 | 2007-11-06 | International Business Machines Corporation | Amorphization/templated recrystallization method for hybrid orientation substrates |
-
2007
- 2007-07-10 FR FR0756370A patent/FR2918792B1/fr active Active
-
2008
- 2008-06-30 US US12/165,365 patent/US7799651B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US7799651B2 (en) | 2010-09-21 |
| FR2918792A1 (fr) | 2009-01-16 |
| US20090014720A1 (en) | 2009-01-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1995771A4 (fr) | Appareil de traitement de substrat et procede de traitement de substrat | |
| EP1983499A4 (fr) | Substrat tft reflechissant et procede de fabrication de substrat tft reflechissant | |
| EP2780721A4 (fr) | Elément de couverture, procédé et module de traitement pour traiter un échantillon biologique sur un substrat | |
| EP1936671A4 (fr) | Dispositif de traitement de substrat et procede de traitement de substrat | |
| EP1933293A4 (fr) | Substrat pour tft et procede de fabrication d'un substrat pour tft | |
| EP1986219A4 (fr) | Substrat soi et procede de fabrication d'un substrat soi | |
| EP1801860A4 (fr) | Procede de traitement de substrat et appareil de traitement de substrat | |
| EP1872394A4 (fr) | Appareil de traitement de substrat | |
| EP1872392A4 (fr) | Appareil de traitement de substrat | |
| FR2944986B1 (fr) | Procede de polissage mecano-chimique d'un substrat | |
| EP1995788A4 (fr) | Procede de fabrication de substrat pour element de conversion photoelectrique | |
| EP1987110A4 (fr) | Procédé de traitement d'un substrat | |
| EP1865460A4 (fr) | Procede de traitement d'image | |
| EP2350648A4 (fr) | Traitement sélectif de matériel biologique sur un substrat à microréseau | |
| FR2950063B1 (fr) | Solution et procede d'activation de la surface d'un substrat semi-conducteur | |
| EP2232528A4 (fr) | Procédé de formation d'éléments de substrat | |
| EP2070107A4 (fr) | Couche d'imagerie antireflet pour procede de modelisation multiple | |
| FR2950633B1 (fr) | Solution et procede d'activation de la surface oxydee d'un substrat semi-conducteur. | |
| EP1983553A4 (fr) | Procede de fabrication d'un substrat soi | |
| EP1992288A4 (fr) | Procede de traitement d'images medicales | |
| FR2918793B1 (fr) | Procede de fabrication d'un substrat semiconducteur-sur- isolant pour la microelectronique et l'optoelectronique. | |
| FR2910702B1 (fr) | Procede de fabrication d'un substrat mixte | |
| FR2930785B1 (fr) | Composition d'electrodeposition et procede de revetement d'un substrat semi-conducteur utilisant ladite composition | |
| FR2962593B1 (fr) | Procede d'assemblage d'une puce dans un substrat souple. | |
| FR2898431B1 (fr) | Procede de fabrication de film mince |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| CD | Change of name or company name |
Owner name: SOITEC, FR Effective date: 20120423 |
|
| PLFP | Fee payment |
Year of fee payment: 10 |
|
| PLFP | Fee payment |
Year of fee payment: 11 |
|
| PLFP | Fee payment |
Year of fee payment: 12 |
|
| PLFP | Fee payment |
Year of fee payment: 14 |
|
| PLFP | Fee payment |
Year of fee payment: 15 |
|
| PLFP | Fee payment |
Year of fee payment: 16 |
|
| PLFP | Fee payment |
Year of fee payment: 17 |
|
| PLFP | Fee payment |
Year of fee payment: 18 |
|
| PLFP | Fee payment |
Year of fee payment: 19 |