FR2918792B1 - Procede de traitement de defauts d'interface dans un substrat. - Google Patents

Procede de traitement de defauts d'interface dans un substrat.

Info

Publication number
FR2918792B1
FR2918792B1 FR0756370A FR0756370A FR2918792B1 FR 2918792 B1 FR2918792 B1 FR 2918792B1 FR 0756370 A FR0756370 A FR 0756370A FR 0756370 A FR0756370 A FR 0756370A FR 2918792 B1 FR2918792 B1 FR 2918792B1
Authority
FR
France
Prior art keywords
substrate
processing interface
interface defects
defects
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR0756370A
Other languages
English (en)
Other versions
FR2918792A1 (fr
Inventor
Carlos Mazure
Ian Cayrefourcq
Konstantin Bourdelle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR0756370A priority Critical patent/FR2918792B1/fr
Priority to US12/165,365 priority patent/US7799651B2/en
Publication of FR2918792A1 publication Critical patent/FR2918792A1/fr
Application granted granted Critical
Publication of FR2918792B1 publication Critical patent/FR2918792B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/128Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • H10D62/405Orientations of crystalline planes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90Thermal treatments, e.g. annealing or sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901Materials
    • H10P14/2902Materials being Group IVA materials
    • H10P14/2905Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411Silicon, silicon germanium or germanium
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H10P14/3802Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
FR0756370A 2007-07-10 2007-07-10 Procede de traitement de defauts d'interface dans un substrat. Active FR2918792B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0756370A FR2918792B1 (fr) 2007-07-10 2007-07-10 Procede de traitement de defauts d'interface dans un substrat.
US12/165,365 US7799651B2 (en) 2007-07-10 2008-06-30 Method of treating interface defects in a substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0756370A FR2918792B1 (fr) 2007-07-10 2007-07-10 Procede de traitement de defauts d'interface dans un substrat.

Publications (2)

Publication Number Publication Date
FR2918792A1 FR2918792A1 (fr) 2009-01-16
FR2918792B1 true FR2918792B1 (fr) 2010-04-23

Family

ID=39183192

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0756370A Active FR2918792B1 (fr) 2007-07-10 2007-07-10 Procede de traitement de defauts d'interface dans un substrat.

Country Status (2)

Country Link
US (1) US7799651B2 (fr)
FR (1) FR2918792B1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8962376B2 (en) * 2009-04-21 2015-02-24 The Silanna Group Pty Ltd Optoelectronic device with lateral pin or pin junction
US11605630B2 (en) * 2009-10-12 2023-03-14 Monolithic 3D Inc. 3D integrated circuit device and structure with hybrid bonding
FR2968121B1 (fr) 2010-11-30 2012-12-21 Soitec Silicon On Insulator Procede de transfert d'une couche a haute temperature
FR3076292B1 (fr) * 2017-12-28 2020-01-03 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede de transfert d'une couche utile sur un substrat support
FR3094559B1 (fr) * 2019-03-29 2024-06-21 Soitec Silicon On Insulator Procédé de transfert de paves d’un substrat donneur sur un substrat receveur

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4177084A (en) * 1978-06-09 1979-12-04 Hewlett-Packard Company Method for producing a low defect layer of silicon-on-sapphire wafer
US4602965A (en) * 1984-03-13 1986-07-29 Communications Satellite Corporation Method of making FETs in GaAs by dual species implantation of silicon and boron
JPS61199641A (ja) * 1985-02-28 1986-09-04 Oki Electric Ind Co Ltd 化合物半導体素子の製造方法
US4659392A (en) * 1985-03-21 1987-04-21 Hughes Aircraft Company Selective area double epitaxial process for fabricating silicon-on-insulator structures for use with MOS devices and integrated circuits
US4863877A (en) * 1987-11-13 1989-09-05 Kopin Corporation Ion implantation and annealing of compound semiconductor layers
US6703293B2 (en) * 2002-07-11 2004-03-09 Sharp Laboratories Of America, Inc. Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates
US8138061B2 (en) * 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
US7291539B2 (en) * 2005-06-01 2007-11-06 International Business Machines Corporation Amorphization/templated recrystallization method for hybrid orientation substrates

Also Published As

Publication number Publication date
US7799651B2 (en) 2010-09-21
FR2918792A1 (fr) 2009-01-16
US20090014720A1 (en) 2009-01-15

Similar Documents

Publication Publication Date Title
EP1995771A4 (fr) Appareil de traitement de substrat et procede de traitement de substrat
EP1983499A4 (fr) Substrat tft reflechissant et procede de fabrication de substrat tft reflechissant
EP2780721A4 (fr) Elément de couverture, procédé et module de traitement pour traiter un échantillon biologique sur un substrat
EP1936671A4 (fr) Dispositif de traitement de substrat et procede de traitement de substrat
EP1933293A4 (fr) Substrat pour tft et procede de fabrication d'un substrat pour tft
EP1986219A4 (fr) Substrat soi et procede de fabrication d'un substrat soi
EP1801860A4 (fr) Procede de traitement de substrat et appareil de traitement de substrat
EP1872394A4 (fr) Appareil de traitement de substrat
EP1872392A4 (fr) Appareil de traitement de substrat
FR2944986B1 (fr) Procede de polissage mecano-chimique d'un substrat
EP1995788A4 (fr) Procede de fabrication de substrat pour element de conversion photoelectrique
EP1987110A4 (fr) Procédé de traitement d'un substrat
EP1865460A4 (fr) Procede de traitement d'image
EP2350648A4 (fr) Traitement sélectif de matériel biologique sur un substrat à microréseau
FR2950063B1 (fr) Solution et procede d'activation de la surface d'un substrat semi-conducteur
EP2232528A4 (fr) Procédé de formation d'éléments de substrat
EP2070107A4 (fr) Couche d'imagerie antireflet pour procede de modelisation multiple
FR2950633B1 (fr) Solution et procede d'activation de la surface oxydee d'un substrat semi-conducteur.
EP1983553A4 (fr) Procede de fabrication d'un substrat soi
EP1992288A4 (fr) Procede de traitement d'images medicales
FR2918793B1 (fr) Procede de fabrication d'un substrat semiconducteur-sur- isolant pour la microelectronique et l'optoelectronique.
FR2910702B1 (fr) Procede de fabrication d'un substrat mixte
FR2930785B1 (fr) Composition d'electrodeposition et procede de revetement d'un substrat semi-conducteur utilisant ladite composition
FR2962593B1 (fr) Procede d'assemblage d'une puce dans un substrat souple.
FR2898431B1 (fr) Procede de fabrication de film mince

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20120423

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19