IL132476A0 - Digital switching networks - Google Patents

Digital switching networks

Info

Publication number
IL132476A0
IL132476A0 IL13247699A IL13247699A IL132476A0 IL 132476 A0 IL132476 A0 IL 132476A0 IL 13247699 A IL13247699 A IL 13247699A IL 13247699 A IL13247699 A IL 13247699A IL 132476 A0 IL132476 A0 IL 132476A0
Authority
IL
Israel
Prior art keywords
clock
line
line divided
select control
selection circuit
Prior art date
Application number
IL13247699A
Other languages
English (en)
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Publication of IL132476A0 publication Critical patent/IL132476A0/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/22—Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Circuits Of Receivers In General (AREA)
  • Mobile Radio Communication Systems (AREA)
IL13247699A 1999-09-21 1999-10-20 Digital switching networks IL132476A0 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/399,711 US6194939B1 (en) 1999-09-21 1999-09-21 Time-walking prevention in a digital switching implementation for clock selection

Publications (1)

Publication Number Publication Date
IL132476A0 true IL132476A0 (en) 2001-03-19

Family

ID=23580674

Family Applications (1)

Application Number Title Priority Date Filing Date
IL13247699A IL132476A0 (en) 1999-09-21 1999-10-20 Digital switching networks

Country Status (10)

Country Link
US (1) US6194939B1 (de)
EP (1) EP1087563B1 (de)
KR (1) KR20010029434A (de)
AT (1) ATE352141T1 (de)
AU (1) AU6538399A (de)
CA (1) CA2287588A1 (de)
DE (1) DE69934886T2 (de)
IL (1) IL132476A0 (de)
SG (1) SG97133A1 (de)
TW (1) TW432802B (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19954696A1 (de) * 1999-11-13 2001-05-17 Philips Corp Intellectual Pty Telekommunikationsgerät mit einer Taktgenerierungseinheit
GB2358531B (en) * 2000-01-18 2003-06-04 3Com Corp Glitch free clock multiplexer circuit
US6411130B1 (en) * 2001-01-23 2002-06-25 Micrel, Inc. Method and system for reliably providing a lock indication
US6441656B1 (en) * 2001-07-31 2002-08-27 Sun Microsystems, Inc. Clock divider for analysis of all clock edges
JP4009592B2 (ja) * 2001-08-03 2007-11-14 アルテラ コーポレイション クロックロス検出およびスイッチオーバー回路
US6856925B2 (en) * 2001-10-26 2005-02-15 Texas Instruments Incorporated Active removal of aliasing frequencies in a decimating structure by changing a decimation ratio in time and space
US6839391B2 (en) * 2002-01-08 2005-01-04 Motorola, Inc. Method and apparatus for a redundant clock
KR20040083870A (ko) * 2003-03-25 2004-10-06 유티스타콤코리아 유한회사 클럭 보드 이중화 방법
US10396922B2 (en) * 2017-02-07 2019-08-27 Texas Instruments Incorporated Apparatus and mechanism to support multiple time domains in a single soc for time sensitive network

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4651103A (en) * 1985-12-30 1987-03-17 At&T Company Phase adjustment system
JPH04113718A (ja) * 1990-09-04 1992-04-15 Fujitsu Ltd ヒットレス・クロック切替装置
US5059925A (en) * 1990-09-28 1991-10-22 Stratacom, Inc. Method and apparatus for transparently switching clock sources
US5638410A (en) * 1993-10-14 1997-06-10 Alcatel Network Systems, Inc. Method and system for aligning the phase of high speed clocks in telecommunications systems
US5533072A (en) * 1993-11-12 1996-07-02 International Business Machines Corporation Digital phase alignment and integrated multichannel transceiver employing same
KR0177731B1 (ko) * 1994-09-15 1999-05-15 정장호 망동기용 디지탈 위상동기루프 제어방법
US5623223A (en) * 1994-10-12 1997-04-22 National Semiconductor Corporation Glitchless clock switching circuit
US5920600A (en) * 1995-09-18 1999-07-06 Oki Electric Industry Co., Ltd. Bit phase synchronizing circuitry for controlling phase and frequency, and PLL circuit therefor
US5652536A (en) * 1995-09-25 1997-07-29 Cirrus Logic, Inc. Non-glitch clock switching circuit

Also Published As

Publication number Publication date
DE69934886T2 (de) 2007-11-08
SG97133A1 (en) 2003-07-18
AU6538399A (en) 2001-03-22
CA2287588A1 (en) 2001-03-21
ATE352141T1 (de) 2007-02-15
DE69934886D1 (de) 2007-03-08
TW432802B (en) 2001-05-01
US6194939B1 (en) 2001-02-27
EP1087563B1 (de) 2007-01-17
KR20010029434A (ko) 2001-04-06
EP1087563A3 (de) 2004-03-31
EP1087563A2 (de) 2001-03-28

Similar Documents

Publication Publication Date Title
TW340262B (en) Semiconductor device, system consisting of semiconductor devices and digital delay circuit
EP0936532A3 (de) Fernsteuerungsverfahren für Leistungssparfunktion
CA2220523A1 (en) Digital phase detector employing a digitally controllable delay line
SG97133A1 (en) Time-walking prevention in a digital switching implementation for clock selection
MY105938A (en) Phase detector
CA1185342A (en) Clock control system
EP1236973A3 (de) Verfahren zur Veränderung von Interpolationsfaktoren
US5982835A (en) Digital processing phase lock loop for synchronous digital micro-wave apparatus
SE9804603D0 (sv) Phase detectors
KR0180501B1 (ko) 엠펙-2 트랜스포트 스트림 패킷 검출장치 및 그 방법
EP1026826A3 (de) Komparatorschaltung
US4514840A (en) Data transmission systems for full duplex communication
AU3671697A (en) An oscillator based tamperproof precision timing circuit
KR860003713A (ko) 발진기용 동기화 회로
KR0174596B1 (ko) 교환시스템의 망동기제어를 위한 클럭수신회로
KR980004915A (ko) 티브이/브이씨알의 리모콘 단일 처리 방법
KR20000045560A (ko) 자동 rs232/rs485통신컨버터
TW341010B (en) D/C converter
KR100204177B1 (ko) 선형장치의 출력값 제어방법 및 장치
US5828709A (en) Apparatus and method for improving stability of transmitting frequency by using costas loop section in communication system of half duplex transmitting method
JP2556169B2 (ja) クロック切替回路
JPH0724832Y2 (ja) 送受信自動切換回路
KR100279127B1 (ko) 표본화 시간 변경이 가능한 보간방법 및 그 장치
KR20010079511A (ko) 제 1의 디지털 신호의 에지와 제 2의 디지털 신호의 에지사이의 시간차를 검출하는 회로
JP2988060B2 (ja) 送信切替方式