IL83618A - Procedure for incorporating timing parameters in the synthesis of logic circuit design - Google Patents
Procedure for incorporating timing parameters in the synthesis of logic circuit designInfo
- Publication number
- IL83618A IL83618A IL83618A IL8361887A IL83618A IL 83618 A IL83618 A IL 83618A IL 83618 A IL83618 A IL 83618A IL 8361887 A IL8361887 A IL 8361887A IL 83618 A IL83618 A IL 83618A
- Authority
- IL
- Israel
- Prior art keywords
- timing
- circuit
- location
- signal
- paths
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/3312—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/12—Timing analysis or timing optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Recording Measured Values (AREA)
- Image Generation (AREA)
- Apparatus For Radiation Diagnosis (AREA)
- Stereophonic System (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Image Processing (AREA)
- Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
- Peptides Or Proteins (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US90751486A | 1986-09-12 | 1986-09-12 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| IL83618A0 IL83618A0 (en) | 1988-01-31 |
| IL83618A true IL83618A (en) | 1991-08-16 |
Family
ID=25424232
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IL83618A IL83618A (en) | 1986-09-12 | 1987-08-23 | Procedure for incorporating timing parameters in the synthesis of logic circuit design |
Country Status (8)
| Country | Link |
|---|---|
| EP (1) | EP0259705B1 (de) |
| JP (1) | JPS63155268A (de) |
| AT (1) | ATE112403T1 (de) |
| AU (1) | AU7728387A (de) |
| DE (1) | DE3750602T2 (de) |
| DK (1) | DK473587A (de) |
| FI (1) | FI873922A7 (de) |
| IL (1) | IL83618A (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5003487A (en) * | 1988-06-28 | 1991-03-26 | International Business Machines Corporation | Method and apparatus for performing timing correction transformations on a technology-independent logic model during logic synthesis |
| US5210700A (en) * | 1990-02-20 | 1993-05-11 | International Business Machines Corporation | Automatic delay adjustment for static timing analysis |
| DE10101540A1 (de) * | 2001-01-15 | 2002-08-01 | Infineon Technologies Ag | Verfahren zur Bestimmung des kritischen Pfades einer integrierten Schaltung |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4263651A (en) * | 1979-05-21 | 1981-04-21 | International Business Machines Corporation | Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks |
-
1987
- 1987-08-20 AU AU77283/87A patent/AU7728387A/en not_active Abandoned
- 1987-08-23 IL IL83618A patent/IL83618A/xx not_active IP Right Cessation
- 1987-08-26 AT AT87112428T patent/ATE112403T1/de not_active IP Right Cessation
- 1987-08-26 DE DE3750602T patent/DE3750602T2/de not_active Expired - Fee Related
- 1987-08-26 EP EP87112428A patent/EP0259705B1/de not_active Expired - Lifetime
- 1987-09-10 FI FI873922A patent/FI873922A7/fi not_active Application Discontinuation
- 1987-09-11 DK DK473587A patent/DK473587A/da not_active Application Discontinuation
- 1987-09-11 JP JP62226728A patent/JPS63155268A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| DK473587D0 (da) | 1987-09-11 |
| EP0259705A3 (en) | 1990-10-03 |
| EP0259705B1 (de) | 1994-09-28 |
| DK473587A (da) | 1988-03-13 |
| FI873922A7 (fi) | 1988-03-13 |
| JPS63155268A (ja) | 1988-06-28 |
| IL83618A0 (en) | 1988-01-31 |
| EP0259705A2 (de) | 1988-03-16 |
| FI873922A0 (fi) | 1987-09-10 |
| DE3750602D1 (de) | 1994-11-03 |
| DE3750602T2 (de) | 1995-03-09 |
| AU7728387A (en) | 1988-03-17 |
| ATE112403T1 (de) | 1994-10-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS56147260A (en) | Lsi for digital signal processing | |
| IL83618A (en) | Procedure for incorporating timing parameters in the synthesis of logic circuit design | |
| GB1495838A (en) | Synchronous shift register | |
| US4380813A (en) | Error checking of mutually-exclusive control signals | |
| EP0228156A3 (de) | Prüfsystem für VLSI-Schaltungen | |
| JPS5597639A (en) | Data selection circuit | |
| JPS52140241A (en) | Binary #-digit addition circuit | |
| JPS5785124A (en) | Clock distributing system | |
| JPS57194378A (en) | Test circuit of electronic clock | |
| JPS5685127A (en) | Digital signal processor | |
| JPS6449427A (en) | Code converter | |
| JPS57106229A (en) | Cmos multiinput storage circuit | |
| JPS5798111A (en) | Magnetic recording system of digital signal | |
| JPS56141619A (en) | Pulse generating circuit | |
| JPS5745754A (en) | Clock pickup circuit for dmi code train | |
| JPS5447450A (en) | Arthmetic circuit | |
| JPS5798174A (en) | Semiconductor storage device | |
| JPS5768929A (en) | Flip-flop circuit | |
| JPS57211607A (en) | Check system for control information | |
| JPS56108102A (en) | Take-in system of relay state | |
| JPS55108976A (en) | Electronic tape counter | |
| JPS5256806A (en) | Error detection circuit | |
| JPS5733478A (en) | Information processor | |
| JPS57204948A (en) | Digital correlation threshold discriminating circuit | |
| JPS57143648A (en) | Faulty module detecting circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| KB | Patent renewed | ||
| KB | Patent renewed | ||
| MM9K | Patent not in force due to non-payment of renewal fees |