IT1255813B - Circuito generatore di tensione interna - Google Patents
Circuito generatore di tensione internaInfo
- Publication number
- IT1255813B IT1255813B ITMI921963A ITMI921963A IT1255813B IT 1255813 B IT1255813 B IT 1255813B IT MI921963 A ITMI921963 A IT MI921963A IT MI921963 A ITMI921963 A IT MI921963A IT 1255813 B IT1255813 B IT 1255813B
- Authority
- IT
- Italy
- Prior art keywords
- voltage
- control
- circuit
- internal
- control circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is DC
- G05F1/462—Regulating voltage or current wherein the variable actually regulated by the final control device is DC as a function of the requirements of the load, e.g. delay, temperature, specific voltage/current characteristic
- G05F1/465—Internal voltage generators for integrated circuits, e.g. step down generators
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/50—Marginal testing, e.g. race, voltage or current testing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/81—Threshold
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Electromagnetism (AREA)
- Automation & Control Theory (AREA)
- General Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Dram (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
- Control Of Electrical Variables (AREA)
- Semiconductor Integrated Circuits (AREA)
- Measurement Of Current Or Voltage (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
Abstract
E' descritto un circuito per generare una data tensione interna applicabile agli elementi di memoria di una piastrina di semiconduttore comprendente un circuito generatore di tensione di riferimento per generare una tensione di riferimento VREF, un amplificatore differenziale 300 per ricevere la tensione di riferimento e la tensione interna int.Vcc, un circuito di comando 50 per produrre la tensione interna sotto il controllo dell'amplificatore differenziale, ed un circuito 200 di controllo del circuito di comando per controllare il segnale di porta del circuito di comando o pilotaggio 50 in modo da far si che il circuito di comando 50 abbia a produrre la tensione interna int.Vcc del livello di tensione di riferimento o di tensione di sorgente esterna rispettivamente in un primo stato della tensione esterna inferiore a 6V ed un secondo stato della tensione esterna superiore a 6V.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019910014272A KR940008286B1 (ko) | 1991-08-19 | 1991-08-19 | 내부전원발생회로 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| ITMI921963A0 ITMI921963A0 (it) | 1992-08-07 |
| ITMI921963A1 ITMI921963A1 (it) | 1994-02-07 |
| IT1255813B true IT1255813B (it) | 1995-11-16 |
Family
ID=19318758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ITMI921963A IT1255813B (it) | 1991-08-19 | 1992-08-07 | Circuito generatore di tensione interna |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US5349559A (it) |
| JP (1) | JP2662345B2 (it) |
| KR (1) | KR940008286B1 (it) |
| DE (1) | DE4226047C2 (it) |
| FR (1) | FR2680585B1 (it) |
| GB (1) | GB2259575B (it) |
| IT (1) | IT1255813B (it) |
| TW (1) | TW225060B (it) |
Families Citing this family (63)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR950008453B1 (ko) * | 1992-03-31 | 1995-07-31 | 삼성전자주식회사 | 내부전원전압 발생회로 |
| JP3362873B2 (ja) * | 1992-08-21 | 2003-01-07 | 株式会社東芝 | 半導体装置 |
| KR960005387Y1 (ko) * | 1992-09-24 | 1996-06-28 | 문정환 | 반도체 메모리의 번 인 테스트(Burn-In Test) 장치 |
| DE4334918C2 (de) * | 1992-10-15 | 2000-02-03 | Mitsubishi Electric Corp | Absenkkonverter zum Absenken einer externen Versorgungsspannung mit Kompensation herstellungsbedingter Abweichungen, seine Verwendung sowie zugehöriges Betriebsverfahren |
| JP2851767B2 (ja) * | 1992-10-15 | 1999-01-27 | 三菱電機株式会社 | 電圧供給回路および内部降圧回路 |
| US5532618A (en) * | 1992-11-30 | 1996-07-02 | United Memories, Inc. | Stress mode circuit for an integrated circuit with on-chip voltage down converter |
| JP3071600B2 (ja) * | 1993-02-26 | 2000-07-31 | 日本電気株式会社 | 半導体記憶装置 |
| DE4324853C1 (de) * | 1993-07-23 | 1994-09-22 | Siemens Ag | Spannungserzeugungsschaltung |
| US5563540A (en) * | 1993-09-17 | 1996-10-08 | International Business Machines Corporation | Electronic switch having programmable means to reduce noise coupling |
| KR970010284B1 (en) * | 1993-12-18 | 1997-06-23 | Samsung Electronics Co Ltd | Internal voltage generator of semiconductor integrated circuit |
| DE69427686T2 (de) * | 1994-03-31 | 2002-04-25 | Stmicroelectronics S.R.L., Agrate Brianza | Schaltungsanordnung zum Messen der Schwellenspannungaufteilung von nicht-flüchtigen Speicherzellen |
| KR0127318B1 (ko) * | 1994-04-13 | 1998-04-02 | 문정환 | 백바이어스전압 발생기 |
| US5508649A (en) * | 1994-07-21 | 1996-04-16 | National Semiconductor Corporation | Voltage level triggered ESD protection circuit |
| KR0154167B1 (ko) * | 1994-09-12 | 1998-10-15 | 김영환 | 백 바이어스 검출회로 |
| JP3273440B2 (ja) * | 1994-10-19 | 2002-04-08 | マイクロン・テクノロジー・インコーポレーテッド | 部分的に良好なメモリ集積回路から使用可能な部分を得るための効率的な方法 |
| US5598122A (en) * | 1994-12-20 | 1997-01-28 | Sgs-Thomson Microelectronics, Inc. | Voltage reference circuit having a threshold voltage shift |
| JP3523718B2 (ja) | 1995-02-06 | 2004-04-26 | 株式会社ルネサステクノロジ | 半導体装置 |
| DE19655211B4 (de) * | 1995-02-06 | 2004-11-04 | Mitsubishi Denki K.K. | Halbleitereinrichtung |
| JP2785732B2 (ja) * | 1995-02-08 | 1998-08-13 | 日本電気株式会社 | 電源降圧回路 |
| US5745499A (en) * | 1995-10-11 | 1998-04-28 | Micron Technology, Inc. | Supervoltage detection circuit having a multi-level reference voltage |
| JP2830799B2 (ja) * | 1995-10-25 | 1998-12-02 | 日本電気株式会社 | 半導体集積回路装置 |
| KR0179551B1 (ko) * | 1995-11-01 | 1999-04-15 | 김주용 | 고전위 발생기 |
| JPH09147557A (ja) * | 1995-11-17 | 1997-06-06 | Mitsubishi Electric Corp | 半導体記憶装置および半導体装置 |
| KR0179820B1 (ko) * | 1996-02-01 | 1999-04-15 | 문정환 | 반도체 메모리의 번인 감지 회로 |
| US5946257A (en) * | 1996-07-24 | 1999-08-31 | Micron Technology, Inc. | Selective power distribution circuit for an integrated circuit |
| JP3516556B2 (ja) * | 1996-08-02 | 2004-04-05 | 沖電気工業株式会社 | 内部電源回路 |
| JP3709246B2 (ja) * | 1996-08-27 | 2005-10-26 | 株式会社日立製作所 | 半導体集積回路 |
| JP3080015B2 (ja) * | 1996-11-19 | 2000-08-21 | 日本電気株式会社 | レギュレータ内蔵半導体集積回路 |
| JP3676904B2 (ja) * | 1997-04-11 | 2005-07-27 | 株式会社ルネサステクノロジ | 半導体集積回路 |
| KR19990010546A (ko) * | 1997-07-16 | 1999-02-18 | 윤종용 | 저전압 반도체 장치의 전원 구동 회로 |
| JP3087839B2 (ja) * | 1997-08-28 | 2000-09-11 | 日本電気株式会社 | 半導体装置、そのテスト方法 |
| KR100496795B1 (ko) * | 1997-12-23 | 2005-09-02 | 삼성전자주식회사 | 스태틱 랜덤 액세스 메모리 장치 |
| KR100295292B1 (ko) * | 1997-12-31 | 2001-09-17 | 박종섭 | 디램의내부전압구동회로 |
| US6119252A (en) * | 1998-02-10 | 2000-09-12 | Micron Technology | Integrated circuit test mode with externally forced reference voltage |
| JPH11231954A (ja) * | 1998-02-16 | 1999-08-27 | Mitsubishi Electric Corp | 内部電源電圧発生回路 |
| KR100506046B1 (ko) * | 1998-06-30 | 2005-10-12 | 주식회사 하이닉스반도체 | 내부전압 발생장치 |
| US5949726A (en) * | 1998-07-22 | 1999-09-07 | Vanguard International Semiconductor Corporation | Bias scheme to reduce burn-in test time for semiconductor memory while preventing junction breakdown |
| DE69929232T2 (de) * | 1998-10-21 | 2006-08-31 | The United States Government As Represented By The Department Of Health And Human Services | Virusähnliche partikel zur induktion von autoantikörpern |
| KR100283906B1 (ko) * | 1998-10-31 | 2001-03-02 | 김영환 | 반도체 메모리의 초기 안정화 신호 발생 회로 |
| US6657452B2 (en) * | 1999-12-17 | 2003-12-02 | Infineon Technologies Ag | Configuration for measurement of internal voltages of an integrated semiconductor apparatus |
| US6185139B1 (en) * | 2000-01-12 | 2001-02-06 | Motorola, Inc. | Circuit and method for enabling semiconductor device burn-in |
| KR100353544B1 (en) * | 2000-12-27 | 2002-09-27 | Hynix Semiconductor Inc | Circuit for generating internal supply voltage of semiconductor memory device |
| JP3964182B2 (ja) * | 2001-11-02 | 2007-08-22 | 株式会社ルネサステクノロジ | 半導体装置 |
| US6762636B1 (en) * | 2001-12-11 | 2004-07-13 | Cypress Semiconductor Corp. | Circuit and method for adjusting duty cycle of a high speed, low swing output signal |
| KR100479822B1 (ko) * | 2002-07-11 | 2005-03-30 | 주식회사 하이닉스반도체 | 내부 전압 안정화 회로 |
| KR100558477B1 (ko) * | 2003-04-28 | 2006-03-07 | 삼성전자주식회사 | 반도체 장치의 내부 전압 발생회로 |
| JP2005229763A (ja) * | 2004-02-16 | 2005-08-25 | Nec Kansai Ltd | 昇圧回路 |
| US7057447B1 (en) * | 2004-03-04 | 2006-06-06 | National Semiconductor Corporation | Voltage regulator using a single voltage source and method |
| KR100574489B1 (ko) * | 2004-04-12 | 2006-04-27 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 내부전압 발생회로 |
| KR100616194B1 (ko) * | 2004-04-20 | 2006-08-25 | 주식회사 하이닉스반도체 | 지연 고정 루프 회로용 내부 전원 전압 발생기 |
| US7064602B2 (en) * | 2004-05-05 | 2006-06-20 | Rambus Inc. | Dynamic gain compensation and calibration |
| KR100670700B1 (ko) * | 2004-10-30 | 2007-01-17 | 주식회사 하이닉스반도체 | 지연고정루프의 전원공급회로 |
| US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
| KR100668874B1 (ko) * | 2006-01-12 | 2007-01-16 | 주식회사 하이닉스반도체 | 내부 전압 레벨 제어 회로 |
| KR100761371B1 (ko) * | 2006-06-29 | 2007-09-27 | 주식회사 하이닉스반도체 | 액티브 드라이버 |
| KR100799109B1 (ko) * | 2006-06-30 | 2008-01-29 | 주식회사 하이닉스반도체 | 반도체 소자 |
| KR100803363B1 (ko) * | 2006-11-13 | 2008-02-13 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 전압 생성 회로 |
| KR100873613B1 (ko) | 2006-11-14 | 2008-12-12 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 전압 생성 회로 및 방법 |
| US9317051B2 (en) * | 2014-02-06 | 2016-04-19 | SK Hynix Inc. | Internal voltage generation circuits |
| JP2016080623A (ja) * | 2014-10-21 | 2016-05-16 | 旭化成エレクトロニクス株式会社 | 半導体集積回路 |
| KR20160138618A (ko) * | 2015-05-26 | 2016-12-06 | 에스케이하이닉스 주식회사 | 내부전압 발생 장치 |
| JP7153458B2 (ja) * | 2018-03-26 | 2022-10-14 | ラピスセミコンダクタ株式会社 | 半導体装置及び電子機器 |
| CN108919875B (zh) * | 2018-09-12 | 2023-11-24 | 上海艾为电子技术股份有限公司 | 使能产生电路及其使能控制方法 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4095164A (en) * | 1976-10-05 | 1978-06-13 | Rca Corporation | Voltage supply regulated in proportion to sum of positive- and negative-temperature-coefficient offset voltages |
| JPS53103770A (en) * | 1977-02-22 | 1978-09-09 | Seiko Instr & Electronics Ltd | Electronic timepiece |
| US4482985A (en) * | 1981-04-17 | 1984-11-13 | Hitachi, Ltd. | Semiconductor integrated circuit |
| JPS59111514A (ja) * | 1982-12-17 | 1984-06-27 | Hitachi Ltd | 半導体集積回路 |
| FR2578828B1 (fr) * | 1985-03-13 | 1990-06-22 | Centre Nat Rech Scient | Aluminosilicate cristallise a structure expansee et son procede de fabrication |
| US4670861A (en) * | 1985-06-21 | 1987-06-02 | Advanced Micro Devices, Inc. | CMOS N-well bias generator and gating system |
| JP2721151B2 (ja) * | 1986-04-01 | 1998-03-04 | 株式会社東芝 | 半導体集積回路装置 |
| JPH083766B2 (ja) * | 1986-05-31 | 1996-01-17 | 株式会社東芝 | 半導体集積回路の電源電圧降下回路 |
| JPS6370451A (ja) * | 1986-09-11 | 1988-03-30 | Mitsubishi Electric Corp | 半導体集積回路 |
| JPS63181196A (ja) * | 1987-01-22 | 1988-07-26 | Oki Electric Ind Co Ltd | 半導体集積回路装置 |
| JPH01129769A (ja) * | 1987-11-12 | 1989-05-23 | Hitachi Ltd | 半導体集積回路 |
| US5046052A (en) * | 1988-06-01 | 1991-09-03 | Sony Corporation | Internal low voltage transformation circuit of static random access memory |
| JPH02299034A (ja) * | 1989-05-12 | 1990-12-11 | Fujitsu Ltd | 半導体集積回路装置 |
| JP2815612B2 (ja) * | 1989-05-15 | 1998-10-27 | 株式会社ナムコ | Cmos入力型icおよび電源切替回路 |
| JPH03160699A (ja) * | 1989-11-17 | 1991-07-10 | Hitachi Ltd | 半導体集積回路装置 |
| JP2809768B2 (ja) * | 1989-11-30 | 1998-10-15 | 株式会社東芝 | 基準電位発生回路 |
| US5063304A (en) * | 1990-04-27 | 1991-11-05 | Texas Instruments Incorporated | Integrated circuit with improved on-chip power supply control |
| EP0469589A3 (en) * | 1990-07-31 | 1993-06-09 | Texas Instruments Incorporated | Improvements in or relating to integrated circuits |
| JP2945508B2 (ja) * | 1991-06-20 | 1999-09-06 | 三菱電機株式会社 | 半導体装置 |
-
1991
- 1991-08-19 KR KR1019910014272A patent/KR940008286B1/ko not_active Expired - Fee Related
-
1992
- 1992-07-09 TW TW081105440A patent/TW225060B/zh not_active IP Right Cessation
- 1992-07-31 FR FR9209521A patent/FR2680585B1/fr not_active Expired - Lifetime
- 1992-08-06 DE DE4226047A patent/DE4226047C2/de not_active Expired - Fee Related
- 1992-08-07 IT ITMI921963A patent/IT1255813B/it active IP Right Grant
- 1992-08-07 JP JP4211061A patent/JP2662345B2/ja not_active Expired - Fee Related
- 1992-08-07 GB GB9216841A patent/GB2259575B/en not_active Expired - Fee Related
- 1992-08-18 US US07/940,205 patent/US5349559A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JP2662345B2 (ja) | 1997-10-08 |
| FR2680585B1 (fr) | 1994-03-11 |
| GB2259575B (en) | 1995-08-09 |
| JPH06295585A (ja) | 1994-10-21 |
| KR930005027A (ko) | 1993-03-23 |
| GB9216841D0 (en) | 1992-09-23 |
| ITMI921963A0 (it) | 1992-08-07 |
| KR940008286B1 (ko) | 1994-09-09 |
| FR2680585A1 (fr) | 1993-02-26 |
| DE4226047C2 (de) | 1994-10-06 |
| ITMI921963A1 (it) | 1994-02-07 |
| TW225060B (it) | 1994-06-11 |
| GB2259575A (en) | 1993-03-17 |
| DE4226047A1 (de) | 1993-02-25 |
| US5349559A (en) | 1994-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT1255813B (it) | Circuito generatore di tensione interna | |
| US4455628A (en) | Substrate bias generating circuit | |
| JPS645223A (en) | Power supply circuit for integrated circuit using mos technology | |
| KR950015769A (ko) | 반도체 메모리 장치의 전압 승압회로 | |
| EP0331113A3 (en) | Semiconductor memory device | |
| GB1514869A (en) | Capacitive digital memory power supply | |
| EP0316082A3 (en) | Input/output buffer for an integrated circuit | |
| EP0050008A3 (en) | Semiconductor device | |
| IT1252336B (it) | Circuito di trasmissione di dati con linee di ingresso/uscita segmentate | |
| JPS5958920A (ja) | バツフア回路 | |
| EP0276854A3 (en) | Semiconductor memory device with improved column selection scheme | |
| EP0049462A3 (en) | Memory device | |
| FR2377122A1 (fr) | Circuit logique integre | |
| ATE227879T1 (de) | Pumpensteuerschaltung | |
| EP0089836A3 (en) | Static-type semiconductor memory device | |
| TW428172B (en) | Synchronous semiconductor memory | |
| TW326571B (en) | Improved memory device performance by delayed power-down | |
| UA12282A1 (uk) | Іhвертор | |
| KR100333700B1 (ko) | 동기식 디램의 데이터 스트로브 버퍼 | |
| JPS6132457A (ja) | 基板電圧発生回路 | |
| JPS6412858A (en) | Stabilizing method for boosting voltage | |
| JPS5619589A (en) | Amplifier circuit of internal signal | |
| TW434562B (en) | Voltage boosting circuits of dynamic random access memory using asymmetric metal oxide semiconductor | |
| JPH0323898U (it) | ||
| SU712970A1 (ru) | Монтажное или |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 0001 | Granted | ||
| TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970826 |