JP2612559B2 - シフトレジスタ・メモリの状態を決定する方法と装置 - Google Patents

シフトレジスタ・メモリの状態を決定する方法と装置

Info

Publication number
JP2612559B2
JP2612559B2 JP61143996A JP14399686A JP2612559B2 JP 2612559 B2 JP2612559 B2 JP 2612559B2 JP 61143996 A JP61143996 A JP 61143996A JP 14399686 A JP14399686 A JP 14399686A JP 2612559 B2 JP2612559 B2 JP 2612559B2
Authority
JP
Japan
Prior art keywords
memory
write
read
data
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61143996A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61296424A (ja
Inventor
デイー．ワード モリス
Original Assignee
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by テキサス インスツルメンツ インコーポレイテッド filed Critical テキサス インスツルメンツ インコーポレイテッド
Publication of JPS61296424A publication Critical patent/JPS61296424A/ja
Application granted granted Critical
Publication of JP2612559B2 publication Critical patent/JP2612559B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/12—Indexing scheme relating to groups G06F5/12 - G06F5/14
    • G06F2205/123—Contention resolution, i.e. resolving conflicts between simultaneous read and write operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Static Random-Access Memory (AREA)
  • Shift Register Type Memory (AREA)
  • Communication Control (AREA)
  • Bus Control (AREA)
JP61143996A 1985-06-20 1986-06-19 シフトレジスタ・メモリの状態を決定する方法と装置 Expired - Lifetime JP2612559B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74692085A 1985-06-20 1985-06-20
US746920 1985-06-20

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP3093879A Division JPH0511976A (ja) 1985-06-20 1991-04-24 データ処理装置

Publications (2)

Publication Number Publication Date
JPS61296424A JPS61296424A (ja) 1986-12-27
JP2612559B2 true JP2612559B2 (ja) 1997-05-21

Family

ID=25002918

Family Applications (2)

Application Number Title Priority Date Filing Date
JP61143996A Expired - Lifetime JP2612559B2 (ja) 1985-06-20 1986-06-19 シフトレジスタ・メモリの状態を決定する方法と装置
JP3093879A Pending JPH0511976A (ja) 1985-06-20 1991-04-24 データ処理装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP3093879A Pending JPH0511976A (ja) 1985-06-20 1991-04-24 データ処理装置

Country Status (3)

Country Link
US (2) US4829475A (de)
EP (1) EP0206743A3 (de)
JP (2) JP2612559B2 (de)

Families Citing this family (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6429926A (en) * 1987-07-24 1989-01-31 Matsushita Electric Industrial Co Ltd Fifo circuit
US5021994A (en) * 1988-01-11 1991-06-04 Texas Instruments Incorporated Look-ahead flag generator
JP2764908B2 (ja) * 1988-02-04 1998-06-11 日本電気株式会社 カスケード・バッファ回路
US5056005A (en) * 1988-04-18 1991-10-08 Matsushita Electric Industrial Co., Ltd. Data buffer device using first-in first-out memory and data buffer array device
JPH02144720A (ja) * 1988-11-28 1990-06-04 Nec Corp Ｆｉｆｏ制御回路
US5027330A (en) * 1988-12-30 1991-06-25 At&T Bell Laboratories FIFO memory arrangement including a memory location fill indication
JPH02235142A (ja) * 1989-03-09 1990-09-18 Fujitsu Ltd データ速度変換回路の制御方式
US5267191A (en) * 1989-04-03 1993-11-30 Ncr Corporation FIFO memory system
JP2950856B2 (ja) * 1989-07-13 1999-09-20 富士通株式会社 ファーストイン・ファーストアウトメモリ構成方式
US5003310A (en) * 1989-09-29 1991-03-26 Westinghouse Electric Corp. Analog data acquisition circuit with digital logic control
JP2991242B2 (ja) * 1989-10-12 1999-12-20 テキサス インスツルメンツ インコーポレーテッド マルチプロセッサコンピュータシステム使用方法
US5003558A (en) * 1989-10-30 1991-03-26 International Business Machines Corporation Data synchronizing buffers for data processing channels
JPH03257499A (ja) * 1990-03-08 1991-11-15 Matsushita Electric Ind Co Ltd 文字データ入力装置
US5305446A (en) * 1990-09-28 1994-04-19 Texas Instruments Incorporated Processing devices with improved addressing capabilities, systems and methods
US5390304A (en) * 1990-09-28 1995-02-14 Texas Instruments, Incorporated Method and apparatus for processing block instructions in a data processor
US5826101A (en) * 1990-09-28 1998-10-20 Texas Instruments Incorporated Data processing device having split-mode DMA channel
US5809309A (en) * 1990-09-28 1998-09-15 Texas Instruments Incorporated Processing devices with look-ahead instruction systems and methods
JPH04142649A (ja) * 1990-10-04 1992-05-15 Toshiba Corp メモリ装置
US5214607A (en) * 1990-11-26 1993-05-25 Ncr Corporation Look-ahead FIFO byte count apparatus
CA2065979C (en) * 1991-06-10 1999-01-19 Stephen Patrick Thompson Mode dependent minimum fifo fill level controls processor access to video memory
US5699087A (en) * 1991-06-24 1997-12-16 Texas Instruments Sequential access memories, systems and methods
US5262996A (en) * 1991-08-27 1993-11-16 Industrial Technology Research Institute FIFO module
IT1252017B (it) * 1991-11-28 1995-05-27 Sgs Thomson Microelectronics Struttura circuitale a registri distribuiti con lettura e scrittura autotemporizzate
MY109127A (en) * 1992-04-16 1996-12-31 Thomson Consumer Electronics Inc Multi port memory system
US5504913A (en) * 1992-05-14 1996-04-02 Apple Computer, Inc. Queue memory with self-handling addressing and underflow
US5388074A (en) * 1992-12-17 1995-02-07 Vlsi Technology, Inc. FIFO memory using single output register
US5473756A (en) * 1992-12-30 1995-12-05 Intel Corporation FIFO buffer with full/empty detection by comparing respective registers in read and write circular shift registers
US5345419A (en) * 1993-02-10 1994-09-06 At&T Bell Laboratories Fifo with word line match circuits for flag generation
JPH06250970A (ja) * 1993-02-26 1994-09-09 Toshiba Corp メモリ制御装置
US5506967A (en) * 1993-06-15 1996-04-09 Unisys Corporation Storage queue with adjustable level thresholds for cache invalidation systems in cache oriented computer architectures
US5406554A (en) * 1993-10-05 1995-04-11 Music Semiconductors, Corp. Synchronous FIFO having an alterable buffer store
JP3283659B2 (ja) * 1993-10-07 2002-05-20 富士通株式会社 Ｆｉｆｏメモリの誤動作検出方法及び装置
US5602780A (en) * 1993-10-20 1997-02-11 Texas Instruments Incorporated Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
KR950015189B1 (ko) * 1993-10-28 1995-12-23 대우전자주식회사 광폭의 선입선출버퍼(fifo)의 에러검출장치
KR0123239B1 (ko) * 1994-07-06 1997-11-26 김주용 선입선출방식(fifo) 메모리
SE515563C2 (sv) * 1995-01-11 2001-08-27 Ericsson Telefon Ab L M Dataöverföringssystem
SE503914C2 (sv) * 1995-01-27 1996-09-30 Ericsson Telefon Ab L M Dataöverföringssystem
US5712820A (en) * 1995-11-17 1998-01-27 Cypress Semiconductor Corporation Multiple word width memory array clocking scheme
US5809339A (en) * 1995-12-06 1998-09-15 Cypress Semiconductor Corp. State machine design for generating half-full and half-empty flags in an asynchronous FIFO
US5712992A (en) * 1995-12-06 1998-01-27 Cypress Semiconductor Corporation State machine design for generating empty and full flags in an asynchronous FIFO
US5673234A (en) * 1995-12-13 1997-09-30 Cypress Semiconductor Corp. Read bitline writer for fallthru in FIFO's
US5627797A (en) * 1995-12-14 1997-05-06 Cypress Semiconductor Corporation Full and empty flag generator for synchronous FIFOS
US5844423A (en) * 1995-12-14 1998-12-01 Cypress Semiconductor Corporation Half-full flag generator for synchronous FIFOs
US5963056A (en) * 1995-12-14 1999-10-05 Cypress Semiconductor Corp. Full and empty flag generator for synchronous FIFOs
US5880997A (en) * 1995-12-22 1999-03-09 Cypress Semiconductor Corp. Bubbleback for FIFOS
US5774463A (en) * 1995-12-29 1998-06-30 Gte Laboratories Incorporated Switching matrix with contention arbitration
US5813040A (en) * 1995-12-29 1998-09-22 Gte Laboratories Inc Write controller for a CAM-based switch with lineraly searchable memory utilizing hardware-encoded status tags to indicate avaliablity of each memory location for writing
US5862128A (en) * 1995-12-29 1999-01-19 Gte Laboratories Inc Merged buffer signal switch
US5852748A (en) * 1995-12-29 1998-12-22 Cypress Semiconductor Corp. Programmable read-write word line equality signal generation for FIFOs
US5682356A (en) * 1996-01-11 1997-10-28 Cypress Semiconductor Corp. Multiple word width memory array clocking scheme for reading words from a memory array
US5661418A (en) * 1996-03-13 1997-08-26 Cypress Semiconductor Corp. Signal generation decoder circuit and method
US6510486B1 (en) 1996-03-25 2003-01-21 Cypress Semiconductor Corp. Clocking scheme for independently reading and writing multiple width words from a memory array
US5764967A (en) * 1996-03-29 1998-06-09 Cypress Semiconductor Corporation Multiple frequency memory array clocking scheme for reading and writing multiple width digital words
US5872802A (en) * 1996-05-03 1999-02-16 Cypress Semiconductor Corp. Parity generation and check circuit and method in read data path
US5812465A (en) * 1996-08-02 1998-09-22 Cypress Semiconductor Corp. Redundancy circuit and method for providing word lines driven by a shift register
US6023777A (en) * 1996-09-11 2000-02-08 Cypress Semiconductor Corp. Testing method for devices with status flags
US5968190A (en) * 1996-10-31 1999-10-19 Cypress Semiconductor Corp. Redundancy method and circuit for self-repairing memory arrays
TW369746B (en) * 1996-11-13 1999-09-11 Sanyo Electric Co Surround circuit
US5860160A (en) * 1996-12-18 1999-01-12 Cypress Semiconductor Corp. High speed FIFO mark and retransmit scheme using latches and precharge
US6101329A (en) * 1997-02-18 2000-08-08 Lsi Logic Corporation System for comparing counter blocks and flag registers to determine whether FIFO buffer can send or receive data
KR100251950B1 (ko) * 1997-06-26 2000-04-15 윤종용 데이타 저장장치의 버퍼 룸 로직과 그 제어방법
JPH1145562A (ja) * 1997-07-25 1999-02-16 Mitsubishi Electric Corp 半導体記憶装置
DE59810778D1 (de) * 1997-09-18 2004-03-25 Infineon Technologies Ag Anordnung mit einem Umlaufspeicher und mit eine Einrichtung, welche ein auf den Umlaufspeicher zugreifendes Programm ausführt
US6005849A (en) * 1997-09-24 1999-12-21 Emulex Corporation Full-duplex communication processor which can be used for fibre channel frames
US6304910B1 (en) 1997-09-24 2001-10-16 Emulex Corporation Communication processor having buffer list modifier control bits
US6018793A (en) * 1997-10-24 2000-01-25 Cirrus Logic, Inc. Single chip controller-memory device including feature-selectable bank I/O and architecture and methods suitable for implementing the same
US6047339A (en) * 1997-10-27 2000-04-04 Emulex Corporation Buffering data that flows between buses operating at different frequencies
US6041370A (en) * 1997-12-08 2000-03-21 Intel Corporation FIFO using a fading ones counter
JP3376316B2 (ja) * 1999-05-19 2003-02-10 日本電気株式会社 ディスクアレイ装置及びそれに用いる高速通信方法並びにその制御プログラムを記録した記録媒体
US6507877B1 (en) 1999-09-03 2003-01-14 Whamtech, Inc. Asynchronous concurrent dual-stream FIFO
KR20020052669A (ko) * 2000-12-26 2002-07-04 윤종용 선입 선출 메모리 및 이 메모리의 플래그 신호 발생방법
US6434048B1 (en) * 2001-07-20 2002-08-13 Hewlett-Packard Company Pulse train writing of worm storage device
DE10136700B4 (de) * 2001-07-27 2008-03-27 Qimonda Ag Verfahren zum Testen einer zu testenden Schaltungseinheit und Testvorrichtung
US6711494B2 (en) * 2001-07-30 2004-03-23 Emulex Corporation Data formatter for shifting data to correct data lanes
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
ITMI20021185A1 (it) * 2002-05-31 2003-12-01 St Microelectronics Srl Dispositivo e metodo di lettura per memorie non volatili dotate di almeno un'interfaccia di comunicazione pseudo parallela
US7589648B1 (en) * 2005-02-10 2009-09-15 Lattice Semiconductor Corporation Data decompression
JP4847036B2 (ja) * 2005-03-30 2011-12-28 キヤノン株式会社 バスアクセスを調停する制御装置およびデータ処理装置の制御方法
DE102005026256A1 (de) * 2005-06-08 2006-12-14 OCé PRINTING SYSTEMS GMBH Verfahren zum Durchführen des Datentransfers zwischen Programmelementen eines Prozesses, Puffer Objekt zum Durchführen des Datentransfers, sowie Drucksystem
US7511641B1 (en) 2006-09-19 2009-03-31 Lattice Semiconductor Corporation Efficient bitstream compression
US7902865B1 (en) 2007-11-15 2011-03-08 Lattice Semiconductor Corporation Compression and decompression of configuration data using repeated data frames
US7979607B2 (en) * 2009-02-27 2011-07-12 Honeywell International Inc. Cascadable high-performance instant-fall-through synchronous first-in-first-out (FIFO) buffer
JP5577932B2 (ja) * 2010-08-09 2014-08-27 ソニー株式会社 送信回路および通信システム
US8717831B2 (en) 2012-04-30 2014-05-06 Hewlett-Packard Development Company, L.P. Memory circuit
US20150318054A1 (en) * 2012-12-11 2015-11-05 Hewlett-Packard Development Company, L.P. Data Operation in Shift Register Ring
US9411722B2 (en) 2013-03-04 2016-08-09 Sandisk Technologies Llc Asynchronous FIFO buffer for memory access
US9069602B2 (en) * 2013-09-25 2015-06-30 Netronome Systems, Incorporated Transactional memory that supports put and get ring commands
US11226767B1 (en) * 2020-09-30 2022-01-18 Micron Technology, Inc. Apparatus with access control mechanism and methods for operating the same

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2907004A (en) * 1954-10-29 1959-09-29 Rca Corp Serial memory
US3818461A (en) * 1972-04-10 1974-06-18 Litton Systems Inc Buffer memory system
US3896417A (en) * 1973-11-30 1975-07-22 Bell Telephone Labor Inc Buffer store using shift registers and ultrasonic delay lines
JPS5166742A (ja) * 1974-12-06 1976-06-09 Hitachi Ltd Deetabatsufuaseigyosochi
US3953838A (en) * 1974-12-30 1976-04-27 Burroughs Corporation FIFO Buffer register memory utilizing a one-shot data transfer system
US4084154A (en) * 1975-05-01 1978-04-11 Burroughs Corporation Charge coupled device memory system with burst mode
US4090256A (en) * 1975-05-27 1978-05-16 Motorola, Inc. First-in-first-out register implemented with single rank storage elements
US4151609A (en) * 1977-10-11 1979-04-24 Monolithic Memories, Inc. First in first out (FIFO) memory
NL7713706A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met een variabele ingang en een variabele uitgang.
JPS54124943A (en) * 1978-03-22 1979-09-28 Nec Corp Data transfer unit
US4156288A (en) * 1978-06-13 1979-05-22 Sperry Rand Corporation Asynchronous shift register with turnpike feature
JPS5634186A (en) * 1979-08-29 1981-04-06 Hitachi Ltd Bipolar memory circuit
JPS57164331A (en) * 1981-04-02 1982-10-08 Nec Corp Buffer controller
JPS5840664A (ja) * 1981-09-03 1983-03-09 Toshiba Corp バツフアメモリ装置
DE3213345C2 (de) * 1982-04-08 1984-11-22 Siemens Ag, 1000 Berlin Und 8000 Muenchen Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen
JPS58191042A (ja) * 1982-04-30 1983-11-08 Nec Home Electronics Ltd フア−ストイン・フア−ストアウトレジスタ制御回路
US4592019A (en) * 1983-08-31 1986-05-27 At&T Bell Laboratories Bus oriented LIFO/FIFO memory
US4599708A (en) * 1983-12-30 1986-07-08 International Business Machines Corporation Method and structure for machine data storage with simultaneous write and read
US4694426A (en) * 1985-12-20 1987-09-15 Ncr Corporation Asynchronous FIFO status circuit

Also Published As

Publication number Publication date
JPH0511976A (ja) 1993-01-22
EP0206743A3 (de) 1990-04-25
US5305253A (en) 1994-04-19
EP0206743A2 (de) 1986-12-30
US4829475A (en) 1989-05-09
JPS61296424A (ja) 1986-12-27

Similar Documents

Publication Publication Date Title
JP2612559B2 (ja) シフトレジスタ・メモリの状態を決定する方法と装置
US4864543A (en) First-in, first-out memory with counter address pointers for generating multiple memory status flags
US4712190A (en) Self-timed random access memory chip
JP4493116B2 (ja) 読み取り／書き込みアドレスバスを有するランダムアクセスメモリ並びに同メモリへの書き込み及び同メモリからの読み取り方法
US4071887A (en) Synchronous serial data adaptor
US4692859A (en) Multiple byte serial data transfer protocol
US4694426A (en) Asynchronous FIFO status circuit
US6175893B1 (en) High bandwidth code/data access using slow memory
US4592019A (en) Bus oriented LIFO/FIFO memory
US7064690B2 (en) Sending and/or receiving serial data with bit timing and parallel data conversion
US4873667A (en) FIFO buffer controller
JPH0713926A (ja) バッファ制御回路及びその操作方法
JP2007525766A (ja) マルチポートメモリシステムにおける衝突検出
US4287563A (en) Versatile microprocessor bus interface
JP4456687B2 (ja) ランダムアクセスメモリ並びに、同メモリへの書込み及び同メモリからの読出し方法
US4627030A (en) Dual port memory word size expansion technique
US7184508B2 (en) Capturing data and crossing clock domains in the absence of a free-running source clock
US20050207280A1 (en) Bit clock with embedded word clock boundary
JPH07325754A (ja) ページ選択機能を有するメモリー装置
US7974145B2 (en) Semiconductor memory device using bus inversion scheme
US6286072B1 (en) System and method for synchronizing data communication between asynchronous buses
US20050219083A1 (en) Architecture for bidirectional serializers and deserializer
US5465346A (en) Method and apparatus for synchronous bus interface optimization
US4090256A (en) First-in-first-out register implemented with single rank storage elements
US6289065B1 (en) FIFO status indicator