JPH01102952U - - Google Patents
Info
- Publication number
- JPH01102952U JPH01102952U JP20123687U JP20123687U JPH01102952U JP H01102952 U JPH01102952 U JP H01102952U JP 20123687 U JP20123687 U JP 20123687U JP 20123687 U JP20123687 U JP 20123687U JP H01102952 U JPH01102952 U JP H01102952U
- Authority
- JP
- Japan
- Prior art keywords
- clock pulse
- storage
- storage element
- pulse
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims description 2
- 238000013500 data storage Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
Landscapes
- Recording Measured Values (AREA)
Description
第１図は本考案の一実施例を示したブロツク図
、第２図は第１図に示した実施例のバツクアツプ
を示した回路図、第３図は第１図に示したシフト
レジスタの内部構成図、第４図は第１図に示した
クロツクパルス発生回路から送出されるそれぞれ
のクロツクパルスを示した説明図、第５図は第１
図に示したシフトレジスタの他の構成例を示した
回路図、第６図は本考案の他の実施例を示したブ
ロツク図、第７図は従来例を示したブロツク図、
第８図は第７図に示した記憶部の内部構成図、第
９図は第７図に示した記憶部の他の構成例を示し
た回路図である。
５ａ，５ｂ…記憶ブロツク、７ａ，７ｂ…シフ
トレジスタ、１９…クロツクパルス発生回路。
Fig. 1 is a block diagram showing an embodiment of the present invention, Fig. 2 is a circuit diagram showing a backup of the embodiment shown in Fig. 1, and Fig. 3 is an internal diagram of the shift register shown in Fig. 1. 4 is an explanatory diagram showing each clock pulse sent out from the clock pulse generation circuit shown in FIG. 1, and FIG.
6 is a block diagram showing another embodiment of the present invention, FIG. 7 is a block diagram showing a conventional example,
FIG. 8 is an internal configuration diagram of the storage section shown in FIG. 7, and FIG. 9 is a circuit diagram showing another example of the configuration of the storage section shown in FIG. 7. 5a, 5b...memory block, 7a, 7b...shift register, 19...clock pulse generation circuit.
Claims (1)
スと、この第１のクロツクパルスより長いパルス
周期を有する第２のクロツクパルスとを送出する
クロツクパルス送出手段と、 配列される複数の記憶素子に記憶されるデータ
を、前記第１のクロツクパルスに同期して当該各
記憶素子に後続する記憶素子へ順次シフトする第
１の記憶手段と、 この第１の記憶手段から送出され、かつ配列さ
れる複数の記憶素子に順次記憶されるデータを、
前記第２のクロツクパルスに同期して当該各記憶
素子に後続する記憶素子へ順次シフトする第２の
記憶手段と を有することを特徴とするデータ記憶装置。[Claims for Utility Model Registration] Clock pulse sending means for sending out a first clock pulse having a predetermined pulse period and a second clock pulse having a longer pulse period than the first clock pulse; and a plurality of arranged memories. a first storage means for sequentially shifting data stored in the element to a storage element subsequent to each storage element in synchronization with the first clock pulse; and data sent from the first storage means and arranged in sequence. data stored sequentially in multiple storage elements,
A data storage device comprising: second storage means for sequentially shifting each storage element to a subsequent storage element in synchronization with the second clock pulse.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20123687U JPH01102952U (en) | 1987-12-28 | 1987-12-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20123687U JPH01102952U (en) | 1987-12-28 | 1987-12-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01102952U true JPH01102952U (en) | 1989-07-12 |
Family
ID=31491606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20123687U Pending JPH01102952U (en) | 1987-12-28 | 1987-12-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01102952U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6126182A (en) * | 1984-07-17 | 1986-02-05 | Fujitsu Ltd | Data logger |
-
1987
- 1987-12-28 JP JP20123687U patent/JPH01102952U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6126182A (en) * | 1984-07-17 | 1986-02-05 | Fujitsu Ltd | Data logger |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100206063B1 (en) | A synchronous nand ram structure | |
| JPH01102953U (en) | ||
| JPS63138659U (en) | ||
| JPH0273258U (en) | ||
| JPS62121652U (en) | ||
| JPH0733179Y2 (en) | Reset circuit for digital circuit test | |
| JPH0246261U (en) | ||
| JPS6257468U (en) | ||
| JPH0415072U (en) | ||
| JPS6144974U (en) | image memory device | |
| JPH0285390U (en) | ||
| JPS6257837U (en) | ||
| JPS62169833U (en) | ||
| JPH02143642U (en) | ||
| JPS5872797U (en) | memory controller | |
| JPS60174947U (en) | input/output control device | |
| JPS63181200U (en) | ||
| JPS63103151U (en) | ||
| JPS6097864U (en) | coded signal device | |
| JPS5984586U (en) | Image information storage device | |
| JPH0471174U (en) | ||
| JPS6251600U (en) | ||
| JPS5917096U (en) | Memory read control device | |
| JPS6324602U (en) | ||
| JPH0360087U (en) |