JPH01232823A - 可変デジタル遅延回路 - Google Patents
可変デジタル遅延回路Info
- Publication number
- JPH01232823A JPH01232823A JP63059063A JP5906388A JPH01232823A JP H01232823 A JPH01232823 A JP H01232823A JP 63059063 A JP63059063 A JP 63059063A JP 5906388 A JP5906388 A JP 5906388A JP H01232823 A JPH01232823 A JP H01232823A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- input
- circuit
- delay
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63059063A JPH01232823A (ja) | 1988-03-12 | 1988-03-12 | 可変デジタル遅延回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63059063A JPH01232823A (ja) | 1988-03-12 | 1988-03-12 | 可変デジタル遅延回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01232823A true JPH01232823A (ja) | 1989-09-18 |
| JPH0381328B2 JPH0381328B2 (de) | 1991-12-27 |
Family
ID=13102514
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63059063A Granted JPH01232823A (ja) | 1988-03-12 | 1988-03-12 | 可変デジタル遅延回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01232823A (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116131820A (zh) * | 2023-04-12 | 2023-05-16 | 合肥灿芯科技有限公司 | 一种控制简单的全数字可编程延迟电路 |
-
1988
- 1988-03-12 JP JP63059063A patent/JPH01232823A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116131820A (zh) * | 2023-04-12 | 2023-05-16 | 合肥灿芯科技有限公司 | 一种控制简单的全数字可编程延迟电路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0381328B2 (de) | 1991-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7742359B2 (en) | Calibration circuit of a semiconductor memory device and method of operating the same | |
| US5015886A (en) | Programmable sequential-code recognition circuit | |
| JP2000507702A (ja) | プログラム可能な遅延を与える装置および方法 | |
| JP4108374B2 (ja) | スキャンフリップフロップ回路，スキャンフリップフロップ回路列，および集積回路装置 | |
| JPH01232823A (ja) | 可変デジタル遅延回路 | |
| US4815022A (en) | Programmable logic array for carrying out logic operations of binary input signals | |
| JP3626698B2 (ja) | 半導体装置 | |
| JP2577894B2 (ja) | 擬似ランダム雑音符号発生回路 | |
| JPH0192673A (ja) | カウンタ・テスト装置 | |
| KR100452326B1 (ko) | 반도체 메모리장치의 동작전압 모드 선택 방법 | |
| US8169228B2 (en) | Chip testing circuit | |
| US5477168A (en) | Finite state machine with means for the reduction of noise effects | |
| JP3236235B2 (ja) | トグルフリップフロップ | |
| JPS62182937A (ja) | テストモ−ド設定回路 | |
| KR100418574B1 (ko) | 로드가능 업/다운 카운터 회로 | |
| JPH02206773A (ja) | 半導体集積回路のテスト回路 | |
| KR100498501B1 (ko) | 내부 클럭 신호의 특성 검증을 위한 바이패스 회로를가지는 반도체 메모리 장치 | |
| JPS62133371A (ja) | 半導体装置 | |
| US5903233A (en) | Extended binary apparatus and method | |
| KR100691010B1 (ko) | 테스트 모드 회로 | |
| JPS6095370A (ja) | 集積回路装置 | |
| JPS62151775A (ja) | 集積回路のテスト回路 | |
| JPH0269022A (ja) | カウンタ | |
| JPH01192215A (ja) | 半導体集積論理回路 | |
| JPH0376314A (ja) | カウンタテスト方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |