JPH0381328B2 - - Google Patents

Info

Publication number
JPH0381328B2
JPH0381328B2 JP63059063A JP5906388A JPH0381328B2 JP H0381328 B2 JPH0381328 B2 JP H0381328B2 JP 63059063 A JP63059063 A JP 63059063A JP 5906388 A JP5906388 A JP 5906388A JP H0381328 B2 JPH0381328 B2 JP H0381328B2
Authority
JP
Japan
Prior art keywords
signal
input
circuit
signals
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63059063A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01232823A (ja
Inventor
Minoru Matsuda
Nobuyasu Shiga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iwatsu Electric Co Ltd
Original Assignee
Iwatsu Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Iwatsu Electric Co Ltd filed Critical Iwatsu Electric Co Ltd
Priority to JP63059063A priority Critical patent/JPH01232823A/ja
Publication of JPH01232823A publication Critical patent/JPH01232823A/ja
Publication of JPH0381328B2 publication Critical patent/JPH0381328B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices

Landscapes

  • Pulse Circuits (AREA)
JP63059063A 1988-03-12 1988-03-12 可変デジタル遅延回路 Granted JPH01232823A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63059063A JPH01232823A (ja) 1988-03-12 1988-03-12 可変デジタル遅延回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63059063A JPH01232823A (ja) 1988-03-12 1988-03-12 可変デジタル遅延回路

Publications (2)

Publication Number Publication Date
JPH01232823A JPH01232823A (ja) 1989-09-18
JPH0381328B2 true JPH0381328B2 (de) 1991-12-27

Family

ID=13102514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63059063A Granted JPH01232823A (ja) 1988-03-12 1988-03-12 可変デジタル遅延回路

Country Status (1)

Country Link
JP (1) JPH01232823A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116131820B (zh) * 2023-04-12 2023-07-11 合肥灿芯科技有限公司 一种控制简单的全数字可编程延迟电路

Also Published As

Publication number Publication date
JPH01232823A (ja) 1989-09-18

Similar Documents

Publication Publication Date Title
US5015886A (en) Programmable sequential-code recognition circuit
KR0172372B1 (ko) 반도체 메모리 장치의 병합 데이타 출력 모드 선택 방법
JPH0682146B2 (ja) スキヤンパス方式の論理集積回路
US4815022A (en) Programmable logic array for carrying out logic operations of binary input signals
US4682331A (en) Logic circuit with self-test
JPH085714A (ja) 集積回路検査方法及び集積回路配置
JPH0381328B2 (de)
US5477168A (en) Finite state machine with means for the reduction of noise effects
JPH0192673A (ja) カウンタ・テスト装置
US20020075176A1 (en) Decoder for reducing test time for detecting defective switches in a digital-to-analog converter
JPH0582905B2 (de)
US5903233A (en) Extended binary apparatus and method
JPS6222433B2 (de)
SU788378A1 (ru) Устройство контрол кода "1 из
JPH0989995A (ja) 集積回路装置
JPS62133371A (ja) 半導体装置
JPH02206773A (ja) 半導体集積回路のテスト回路
JPH01221020A (ja) デコード回路の出力検査回路
JPS59108128A (ja) タイミング調整回路
JPS5958698A (ja) 半導体集積記憶装置
JPS62182937A (ja) テストモ−ド設定回路
JPS62135781A (ja) テスト回路
JPH0210175A (ja) テスト端子を持つ半導体集積回路
JPH02113340A (ja) 半導体集積回路
JPH01112180A (ja) 自己テスト回路

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees