JPH01251388A - マルチポートメモリ装置 - Google Patents
マルチポートメモリ装置Info
- Publication number
- JPH01251388A JPH01251388A JP63078613A JP7861388A JPH01251388A JP H01251388 A JPH01251388 A JP H01251388A JP 63078613 A JP63078613 A JP 63078613A JP 7861388 A JP7861388 A JP 7861388A JP H01251388 A JPH01251388 A JP H01251388A
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- port
- memories
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 113
- 238000010168 coupling process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078613A JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078613A JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01251388A true JPH01251388A (ja) | 1989-10-06 |
| JPH054755B2 JPH054755B2 (2) | 1993-01-20 |
Family
ID=13666732
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63078613A Granted JPH01251388A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01251388A (2) |
-
1988
- 1988-03-30 JP JP63078613A patent/JPH01251388A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH054755B2 (2) | 1993-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5239642A (en) | Data processor with shared control and drive circuitry for both breakpoint and content addressable storage devices | |
| US5341500A (en) | Data processor with combined static and dynamic masking of operand for breakpoint operation | |
| EP0515165B1 (en) | A Memory access device | |
| EP0248906A1 (en) | Multi-port memory system | |
| US4980819A (en) | Mechanism for automatically updating multiple unit register file memories in successive cycles for a pipelined processing system | |
| JPWO1997030395A1 (ja) | マルチポートメモリ及びそれをアクセスするデータ処理装置 | |
| JPS58501560A (ja) | マイクロプロセツサ | |
| JPS62182862A (ja) | 大容量メモリおよび該大容量メモリを具備するマルチプロセツサシステム | |
| JPH0479026B2 (2) | ||
| JPH054754B2 (2) | ||
| JPH054755B2 (2) | ||
| JPH02232736A (ja) | システムモジュール間のｄｒａｍ制御信号のエラー検査を行なう方法及び手段 | |
| JPS61235969A (ja) | メモリ装置 | |
| JPH02126321A (ja) | 命令コードのデコード装置 | |
| JPS61256478A (ja) | 並列処理計算機 | |
| JPH0528104A (ja) | マルチプロセツサシステム | |
| JPS62119661A (ja) | 共有メモリに対するアクセス管理方式 | |
| JPS60211554A (ja) | デ−タ処理装置 | |
| JP3436497B2 (ja) | メモリアクセス回路 | |
| JP2806930B2 (ja) | 主記憶一致制御方式 | |
| JP2969825B2 (ja) | デュアルポートメモリ | |
| JPH07121483A (ja) | 共有メモリアクセス制御回路 | |
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JPH03280151A (ja) | Ｄｓｐに付加するｉｏアクセス回路 | |
| JPH033047A (ja) | 演算機能付きメモリ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |