JPH0129062B2 - - Google Patents
Info
- Publication number
- JPH0129062B2 JPH0129062B2 JP58243853A JP24385383A JPH0129062B2 JP H0129062 B2 JPH0129062 B2 JP H0129062B2 JP 58243853 A JP58243853 A JP 58243853A JP 24385383 A JP24385383 A JP 24385383A JP H0129062 B2 JPH0129062 B2 JP H0129062B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- current
- dielectric breakdown
- breakdown voltage
- insulator film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Description
【発明の詳細な説明】
〔発明の利用分野〕
本発明は、半導体素子のゲート絶縁体膜の絶縁
不良品を非破壊で検査する方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a method for non-destructively inspecting defective insulation of a gate insulator film of a semiconductor device.
半導体ランダムアクセスメモリ装置は、使用中
突然動作不能になることが良くある。これは、半
導体ランダムアクセスメモリ装置のゲート絶縁体
膜の耐圧低下によるものが多い。この原因として
は、初期スクリーニングが不完全だつたため、耐
圧の低いものを十分に除去できなかつたことが考
えられる。
Semiconductor random access memory devices often become inoperable suddenly during use. This is mostly due to a drop in breakdown voltage of the gate insulator film of the semiconductor random access memory device. The reason for this is thought to be that the initial screening was incomplete and those with low pressure resistance could not be removed sufficiently.
従来、絶縁体膜の検査方法には次のようなもの
がある。第1に、製造の途中でサンプルを抜き取
つて、電流―電圧特性の降伏電圧以上の電圧を印
加し、破壊的に耐圧を測定してロツト判別する方
法、第2に絶縁体膜に電圧を一定時間印加した後
耐圧(電流―電圧特性の降伏電圧)を測定する方
法、第3にメモリ装置の製造完了後、装置の使用
動作電圧の範囲あるいは動作電圧より高い電圧を
一定時間印加した後、動作をチエツクする方法が
ある。 Conventionally, there are the following methods for inspecting insulator films. The first method is to extract a sample during manufacturing, apply a voltage higher than the breakdown voltage of the current-voltage characteristics, and destructively measure the withstand voltage to determine the lot.The second method is to apply a voltage to the insulator film. A method of measuring withstand voltage (breakdown voltage of current-voltage characteristics) after applying voltage for a certain period of time.Thirdly, after manufacturing of the memory device is completed, after applying a voltage within the operating voltage range of the device or higher than the operating voltage for a certain period of time, There is a way to check the operation.
しかし、第1の方法では、全数検査でないため
耐圧の分布形状が不明であり、分布形状の異るも
のが混在し、絶縁破壊電圧の低下品を十分除くこ
とができない。また第2の方法では、検査時間の
長期化、絶縁体膜を降伏させて耐圧チエツクする
ことによる絶縁劣化などが生じる。さらに第3の
方法は、検査時間の長期化はもとより、試験電圧
の不足のため絶縁破壊電圧の低いものを除去でき
ない可能性がある。 However, in the first method, the distribution shape of the withstand voltage is unknown because it is not a 100% inspection, and products with different distribution shapes coexist, making it impossible to sufficiently remove products with reduced dielectric breakdown voltage. In addition, in the second method, the inspection time becomes long and insulation deterioration occurs due to breakdown of the insulating film when checking the withstand voltage. Furthermore, the third method not only prolongs the inspection time but also may not be able to remove samples with low dielectric breakdown voltages due to insufficient test voltage.
このように、従来の絶縁体膜の検査方法にあつ
ては、製造工程の流れの中で円滑に検査すること
ができず、迅速かつ高精度に検査することが不可
能で、製品検査での歩留りが悪いという不都合が
ある。このことは、ひいては信頼性の高い半導体
メモリ装置を効率的かつ経済的に得ることを困難
にする。 As described above, with conventional insulator film inspection methods, it is not possible to inspect smoothly during the flow of the manufacturing process, it is impossible to inspect quickly and with high accuracy, and it is difficult to perform inspections during product inspection. There is a disadvantage that the yield is low. This in turn makes it difficult to efficiently and economically obtain a highly reliable semiconductor memory device.
本発明の目的は、ゲート用絶縁体膜の絶縁破壊
電圧の判定が非破壊でできる検査方法を提供する
にある。
An object of the present invention is to provide an inspection method that can non-destructively determine the dielectric breakdown voltage of a gate insulator film.
半導体素子用絶縁体膜の絶縁破壊電圧は、絶縁
体膜の電流―電圧特性において降伏電圧より低い
電圧範囲の電流変化比の大きいものほど低いこと
が、本発明者らの実験的により判明した。このこ
とに基づいて、本発明の検査方法は、半導体用絶
縁体膜に絶縁破壊電圧あるいは降伏電圧より小さ
い所定の電圧を印加し、該印加電圧に対応する電
流を測定して、第1の所定電圧に対応する第1の
所定電流値と、第2の所定電圧に対応する第2の
所定電流値との比を求め、該電流値の比の大きさ
から絶縁破壊電圧を推定し絶縁耐圧を判定、選別
するようになしたことを特徴とする。
The present inventors have experimentally found that the dielectric breakdown voltage of an insulator film for a semiconductor device is lower as the current change ratio in a voltage range lower than the breakdown voltage is larger in the current-voltage characteristics of the insulator film. Based on this, the inspection method of the present invention applies a predetermined voltage smaller than the dielectric breakdown voltage or breakdown voltage to the semiconductor insulator film, measures the current corresponding to the applied voltage, and measures the first predetermined voltage. The ratio of the first predetermined current value corresponding to the voltage and the second predetermined current value corresponding to the second predetermined voltage is determined, and the dielectric breakdown voltage is estimated from the magnitude of the ratio of the current values to determine the dielectric strength voltage. It is characterized by being able to judge and select.
以下、本発明を図面に示した実施例に基づいて
説明する。第1図は、本発明の検査方法を実施す
るための検査装置の一例の概略図および検査すべ
き試料である半導体素子の一例の断面図である。
第1図において、1はP形あるいはn形のシリコ
ン半導体素子基板、2は二酸化シリコンあるいは
窒化シリコンの絶縁体膜、3はアルミニウムの電
極、4は電流―電圧特性測定回路装置で、4aは
電流検出部、4bは電圧設定部、5は上記電流検
出部4a及び電圧設定部4bの制御と所要の処理
を行う例えば、マイクロコンピユータを利用して
構成しうる制御装置で、5aはその制御回路部、
5bは同表示器(例えばCRT)、5cは同記録用
のプリンタである。
Hereinafter, the present invention will be explained based on embodiments shown in the drawings. FIG. 1 is a schematic diagram of an example of an inspection apparatus for carrying out the inspection method of the present invention, and a sectional view of an example of a semiconductor element that is a sample to be inspected.
In FIG. 1, 1 is a P-type or N-type silicon semiconductor element substrate, 2 is an insulating film of silicon dioxide or silicon nitride, 3 is an aluminum electrode, 4 is a current-voltage characteristic measuring circuit device, and 4a is a current-voltage characteristic measuring circuit device. A detection section, 4b is a voltage setting section, 5 is a control device that can be configured using a microcomputer, for example, for controlling the current detection section 4a and voltage setting section 4b and performing necessary processing, and 5a is a control circuit section thereof. ,
5b is a display device (for example, CRT), and 5c is a printer for recording.
以下本発明の検査方法の一実施例について第1
図をもとに述べる。半導体素子基板1の表面に、
熱酸化法あるいは窒化法によつて作成された二酸
化シリコン2あるいは窒化シリコンの絶縁体膜3
を形成し、その表面にアルミニウム蒸着を行いそ
れを電極3とする。これに電流―電圧特性測定回
路装置4の電圧設定部4bの電圧を制御回路部5
aの選択制御の下に第1の電圧値例えば0.1Vを
電極3に印加し、電流検出部4aで自動的に電流
を検出.測定し、その結果を制御回路部5aに取
り込み、所要の演算処理を行う。次に上記と同様
に、電圧設定部4bを制御して第2の電圧値例え
ば1.0Vを電極3に印加し、そのときの電流を電
流検出部4aで自動的に検出・測定し、それを制
御回路部5aに取り込み、先に取り込み処理され
ている第1の電圧値に対応して、一時記録されて
いる電流値との電流変化比の対数を計算させる。 The following is a first embodiment of the inspection method of the present invention.
I will explain based on the diagram. On the surface of the semiconductor element substrate 1,
Silicon dioxide 2 or silicon nitride insulator film 3 created by thermal oxidation or nitridation
is formed, and aluminum is vapor-deposited on its surface to form the electrode 3. The voltage of the voltage setting section 4b of the current-voltage characteristic measuring circuit device 4 is applied to the control circuit section 5.
A first voltage value, for example 0.1V, is applied to the electrode 3 under the selection control of the current detector 4a, and the current is automatically detected by the current detector 4a. The measurement results are taken into the control circuit section 5a, and necessary arithmetic processing is performed. Next, in the same way as above, the voltage setting section 4b is controlled to apply a second voltage value, for example, 1.0V to the electrode 3, the current at that time is automatically detected and measured by the current detection section 4a, and it is The logarithm of the current change ratio with the temporarily recorded current value is calculated in correspondence with the first voltage value which has been fetched into the control circuit section 5a and has been fetched and processed first.
この電流変化比の対数値は、絶縁体膜2の絶縁
破壊電圧が小さいものほど大きくなり、この比に
よつて絶縁体膜2を評価することができる。 The logarithm value of this current change ratio becomes larger as the dielectric breakdown voltage of the insulator film 2 is smaller, and the insulator film 2 can be evaluated based on this ratio.
第2図は本発明の検査方法において、絶縁体膜
2の膜厚が400Aのものの絶縁破壊電圧と電流変
化比の関係を示すグラフである。この図から明ら
かなように、電流変化比の大きいものほど絶縁破
壊電圧が小さいことがわかる。すなわち、絶縁破
壊電圧以下の微少な電圧での電流の変化比を求め
ることによつて、絶縁体膜2の絶縁破壊電圧を推
定することができ、絶縁破壊電圧を判定・選別で
きる。 FIG. 2 is a graph showing the relationship between dielectric breakdown voltage and current change ratio when the insulating film 2 has a thickness of 400 A in the testing method of the present invention. As is clear from this figure, the larger the current change ratio, the smaller the dielectric breakdown voltage. That is, by determining the ratio of change in current at a very small voltage below the dielectric breakdown voltage, the dielectric breakdown voltage of the insulating film 2 can be estimated, and the dielectric breakdown voltage can be determined and selected.
尚、第2図は電極3にステツプ状の正の電圧を
印加した場合のものであるが、負の電圧を印加し
てもよい。また、本実施例では所定電圧の設定は
自動で行つたが手動で行つてもよい。さらに電圧
はランプ状でもよい。また電極3はインジウム、
金等の金属あるいはポリシリコンを用いてもよ
い。 Although FIG. 2 shows the case where a step-like positive voltage is applied to the electrode 3, a negative voltage may also be applied. Furthermore, although the predetermined voltage is automatically set in this embodiment, it may also be set manually. Furthermore, the voltage may be ramp-like. Moreover, the electrode 3 is indium,
Metal such as gold or polysilicon may also be used.
以上説明したように、本発明によれば半導体素
子用絶縁体膜の絶縁破壊電圧の検査を非破壊かつ
迅速に実施することができる。また半導体素子の
製造工程の流れの中で非破壊で検査できるので信
頼性の高い半導体装置を歩留りよく得ることがで
きる。
As explained above, according to the present invention, it is possible to test the dielectric breakdown voltage of an insulating film for a semiconductor element quickly and non-destructively. Furthermore, since inspection can be performed non-destructively during the manufacturing process of semiconductor elements, highly reliable semiconductor devices can be obtained at a high yield.
第1図は本発明の検査方法に使用する検査装置
の一例の概略図および検査すべき半導体素子の一
例の断面図、第2図は本発明の検査方法における
電流の変化の対数比と絶縁破壊電圧との関係を示
すグラフである。
1……半導体素子基板、2……絶縁体膜、3…
…電極、4……電流―電圧特性測定回路装置、4
a……電流検出部、4b……電圧設定部、5……
制御装置、5a……制御回路部、5b……表示
部、5c……プリンタ。
FIG. 1 is a schematic diagram of an example of an inspection device used in the inspection method of the present invention and a sectional view of an example of a semiconductor element to be inspected, and FIG. 2 is a diagram showing the logarithmic ratio of current change and dielectric breakdown in the inspection method of the present invention. It is a graph showing the relationship with voltage. 1... Semiconductor element substrate, 2... Insulator film, 3...
...Electrode, 4...Current-voltage characteristic measurement circuit device, 4
a...Current detection section, 4b...Voltage setting section, 5...
Control device, 5a...control circuit section, 5b...display section, 5c...printer.
Claims (1)
縁破壊電圧より小さい所定の第1及び第2の電圧
を印加し、該第1の所定電圧に対応する第1の電
流値と上記第2の所定電圧に対応する第2の電流
値との比の対数値を求め、該電流値の対数比の大
きさから絶縁体膜の絶縁破壊電圧を求めるように
なしたことを特徴とする絶縁体膜の検査方法。1 Apply predetermined first and second voltages smaller than the dielectric breakdown voltage of the insulator film to the insulator film on the surface of the semiconductor element, and set the first current value corresponding to the first predetermined voltage and the second An insulator characterized in that the logarithmic value of the ratio of the current value to the second current value corresponding to a predetermined voltage is determined, and the dielectric breakdown voltage of the insulating film is determined from the magnitude of the logarithmic ratio of the current value. Membrane inspection method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58243853A JPS60136323A (en) | 1983-12-26 | 1983-12-26 | Method of inspecting insulator film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58243853A JPS60136323A (en) | 1983-12-26 | 1983-12-26 | Method of inspecting insulator film |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60136323A JPS60136323A (en) | 1985-07-19 |
| JPH0129062B2 true JPH0129062B2 (en) | 1989-06-07 |
Family
ID=17109927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58243853A Granted JPS60136323A (en) | 1983-12-26 | 1983-12-26 | Method of inspecting insulator film |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60136323A (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3677034D1 (en) * | 1985-03-11 | 1991-02-28 | Nippon Telegraph & Telephone | METHOD AND DEVICE FOR TESTING AN INTEGRATED ELECTRONIC COMPONENT. |
| US4760032A (en) * | 1987-05-29 | 1988-07-26 | Sgs-Thomson Microelectronics, Inc. | Screening of gate oxides on semiconductors |
| US4860079A (en) * | 1987-05-29 | 1989-08-22 | Sgs-Thompson Microelectronics, Inc. | Screening of gate oxides on semiconductors |
| JP5378732B2 (en) * | 2008-09-04 | 2013-12-25 | Sumco Techxiv株式会社 | Semiconductor wafer evaluation method, semiconductor wafer manufacturing method, and semiconductor wafer manufacturing process evaluation method |
-
1983
- 1983-12-26 JP JP58243853A patent/JPS60136323A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60136323A (en) | 1985-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6326792B1 (en) | Method and apparatus for lifetime prediction of dielectric breakdown | |
| US5804975A (en) | Detecting breakdown in dielectric layers | |
| US7821627B2 (en) | Fabrication and test methods and systems | |
| US5793212A (en) | Method of measuring the breakdown charge of a dielectric film | |
| JPH0129062B2 (en) | ||
| US8106476B2 (en) | Semiconductor die with fuse window and a monitoring window over a structure which indicates fuse integrity | |
| US4904946A (en) | Method for evaluating insulating films | |
| Crook | Techniques of evaluating long term oxide reliability at wafer level | |
| KR100707585B1 (en) | Automated system for measuring carrier concentration distribution using capacitance-voltage characteristics of MOS transistor device | |
| US7190186B2 (en) | Method and apparatus for determining concentration of defects and/or impurities in a semiconductor wafer | |
| JP5487579B2 (en) | Silicon wafer evaluation method and manufacturing method | |
| US3414811A (en) | Method and apparatus for testing the resistance characteristics of selfheated electrical resistors | |
| JP3147758B2 (en) | Evaluation method of insulation layer | |
| JPH0352247A (en) | Semiconductor testing apparatus | |
| US4520312A (en) | Method for determining the integrity of passivant coverage over rectifying junctions in semiconductor devices | |
| KR100489994B1 (en) | A method for inspecting defects of semiconductor device | |
| JP2861423B2 (en) | Inspection method for semiconductor device | |
| JPS60185174A (en) | Evaluation of insulative film | |
| JPS6111465B2 (en) | ||
| SU1596287A1 (en) | Method of checking reliability of elements of radioelectronic equipment | |
| JPS63124437A (en) | Evaluation device for insulator thin films for semiconductor devices | |
| JPH1123652A (en) | Semiconductor device testing method and semiconductor device | |
| JP2584093B2 (en) | Insulation film reliability evaluation method | |
| JPS60115846A (en) | Method and device for inspection of insulating thin film | |
| JP4735337B2 (en) | Semiconductor element evaluation method, semiconductor wafer quality evaluation method and manufacturing method |