JPH0193132A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPH0193132A JPH0193132A JP25034387A JP25034387A JPH0193132A JP H0193132 A JPH0193132 A JP H0193132A JP 25034387 A JP25034387 A JP 25034387A JP 25034387 A JP25034387 A JP 25034387A JP H0193132 A JPH0193132 A JP H0193132A
- Authority
- JP
- Japan
- Prior art keywords
- film
- polycrystalline silicon
- silicon film
- semiconductor device
- amorphous
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Local Oxidation Of Silicon (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野〕
本発明は、半導体装置の製造方法に関し、特に、多結晶
シリコン膜上にシリコン酸化膜が形成される半導体装置
の製造方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for manufacturing a semiconductor device, and particularly to a method for manufacturing a semiconductor device in which a silicon oxide film is formed on a polycrystalline silicon film.
[従来の技術]
従来の半導体装置の製造過程において、多結晶シリコン
膜上にシリコン酸化膜を形成する場合、次のような方法
が行なわれていた。すなわち、第3図に示すように、ま
ず半導体基板1上にCVD(Chemical Va
pour Deposition)法等により多結晶
シリコン膜2を形成する。次に、熱酸化法により酸化性
雰囲気中で熱処理を施し、多結晶シリコン膜20表面上
にシリコン酸化膜3を形成する。[Prior Art] In the conventional manufacturing process of semiconductor devices, the following method has been used when forming a silicon oxide film on a polycrystalline silicon film. That is, as shown in FIG.
A polycrystalline silicon film 2 is formed by a pour deposition method or the like. Next, heat treatment is performed in an oxidizing atmosphere using a thermal oxidation method to form a silicon oxide film 3 on the surface of the polycrystalline silicon film 20.
また、多結晶シリコン膜に導電性を持たせる場合には多
結晶シリコン膜2を形成した後、イオン注入法により砒
素などの不純物イオンを多結晶シリコン膜2に注入する
工程と、イオン注入した不純物イオンを活性化するため
の熱処理工程とがシリコン酸化膜3を形成する工程の前
に追加される。In addition, when making the polycrystalline silicon film conductive, after forming the polycrystalline silicon film 2, there is a step of implanting impurity ions such as arsenic into the polycrystalline silicon film 2 by ion implantation, and A heat treatment step for activating ions is added before the step of forming silicon oxide film 3.
[発明が解決しようとする問題点]
ところが、このようにして形成された多結晶シリコン膜
2の表面は、結晶粒の大きさに応じた凹凸面が形成され
ているため、この多結晶シリコン膜2の表面上に形成さ
れるシリコン酸化膜は結晶粒の大きさのばらつきにより
膜質の均一性が悪化し、また多結晶シリコン膜2とシリ
コン酸化膜3との結晶粒界面では結晶性が低下する。さ
らに、後工程でシリコン酸化膜3上に導電性膜が形成さ
れた場合、この導電性膜との間で耐圧が低くなるとか、
漏れ電流が流れやすいなどの問題点があった。[Problems to be Solved by the Invention] However, since the surface of the polycrystalline silicon film 2 formed in this manner has an uneven surface corresponding to the size of the crystal grains, this polycrystalline silicon film The uniformity of the film quality of the silicon oxide film formed on the surface of the silicon oxide film 2 deteriorates due to variations in the size of crystal grains, and the crystallinity deteriorates at the grain interface between the polycrystalline silicon film 2 and the silicon oxide film 3. . Furthermore, if a conductive film is formed on the silicon oxide film 3 in a later process, the withstand voltage may be lowered between the conductive film and the silicon oxide film 3.
There were problems such as easy leakage current.
したがって、本発明においては、多結晶シリコン膜表面
に形成されるシリコン酸化膜の膜質が均一で、耐圧が高
く漏れ電流の少ない半導体装置を得ることができる半導
体装置の製造方法を提供することを目的とする。Therefore, an object of the present invention is to provide a method for manufacturing a semiconductor device that can obtain a semiconductor device with uniform quality of the silicon oxide film formed on the surface of the polycrystalline silicon film, high breakdown voltage, and low leakage current. shall be.
[間選点を解決するための手段]
本発明における半導体装置の製造方法は、半導体基板上
に所定の厚さの多結晶シーリコン膜を形成する工程と、
前記多結晶シリコン膜にイオン注入法により所定のシリ
コンイオンを注入し前記多結晶シリコン膜中に非晶質層
を形成する工程と、前記多結晶シリコン膜を加熱処理し
前記非晶質層を再結晶化させる工程と、再結晶化した前
記多結晶シリコン膜を酸化性雰囲気中で加熱処理し、前
記多結晶シリコン膜表面にシリコン酸化膜を形成する工
程とを備えている。[Means for solving the problem of selection points] The method for manufacturing a semiconductor device according to the present invention includes a step of forming a polycrystalline silicon film with a predetermined thickness on a semiconductor substrate;
A step of implanting predetermined silicon ions into the polycrystalline silicon film by an ion implantation method to form an amorphous layer in the polycrystalline silicon film, and heating the polycrystalline silicon film to re-form the amorphous layer. The method includes a step of crystallizing the polycrystalline silicon film, and a step of heating the recrystallized polycrystalline silicon film in an oxidizing atmosphere to form a silicon oxide film on the surface of the polycrystalline silicon film.
[作用]
本発明における半導体装置の製造方法は、多結晶シリコ
ン膜にシリコンイオンをイオン注入することにより、多
結晶シリコン膜を非晶質化させた後、熱処理を行ない多
結晶シリコン膜を再結晶させる。この再結晶工程では、
多結晶シリコンの結晶粒が非晶質化前の結晶粒に比べて
大きく成長するので、多結晶シリコン膜の表面に大きな
結晶面が並ぶことにより多結晶シリコン膜表面の平坦性
が向上する。このため、多結晶シリコン膜上に形成され
るシリコン酸化膜は、多結晶シリコン膜の表面形状を反
映して膜厚および膜質の均一性が向上する。[Function] In the method of manufacturing a semiconductor device according to the present invention, silicon ions are implanted into a polycrystalline silicon film to make the polycrystalline silicon film amorphous, and then heat treatment is performed to recrystallize the polycrystalline silicon film. let In this recrystallization process,
Since the crystal grains of polycrystalline silicon grow larger than the crystal grains before becoming amorphous, large crystal planes are arranged on the surface of the polycrystalline silicon film, thereby improving the flatness of the surface of the polycrystalline silicon film. Therefore, the silicon oxide film formed on the polycrystalline silicon film has improved uniformity in film thickness and film quality, reflecting the surface shape of the polycrystalline silicon film.
[実施例] 以下、本発明の実施例を図を用いて説明する。[Example] Embodiments of the present invention will be described below with reference to the drawings.
第1A図、第1B図および第1C図は、本発明における
半導体装置の製造方法をその製造工程に従って示した製
造工程図である。FIG. 1A, FIG. 1B, and FIG. 1C are manufacturing process diagrams showing a method for manufacturing a semiconductor device according to the present invention according to its manufacturing steps.
まず、第1A図を参照して、半導体基板4上にCVD法
などにより多結晶シリコン膜5を所定の厚さに形成する
。次に、イオン注入法によりシリコンイオン6を多結晶
シリコン膜5の膜厚の3分の1から3分の2程度の深さ
までイオン注入し、多結晶シリコン膜5を非晶質化する
。First, referring to FIG. 1A, polycrystalline silicon film 5 is formed to a predetermined thickness on semiconductor substrate 4 by CVD or the like. Next, silicon ions 6 are implanted to a depth of about one-third to two-thirds of the thickness of the polycrystalline silicon film 5 using an ion implantation method to make the polycrystalline silicon film 5 amorphous.
次に、第1B図を参照して、多結晶シリコン膜5に導電
性を持たせるために、イオン注入法により砒素などの不
純物イオン7を多結晶シリコン膜5にイオン注入する。Next, referring to FIG. 1B, impurity ions 7 such as arsenic are implanted into polycrystalline silicon film 5 by an ion implantation method in order to make polycrystalline silicon film 5 conductive.
さらに、第1C図を参照して、非晶質化した多結晶シリ
コン膜5を非酸化性雰囲気中で熱処理を施し再結晶させ
る。その後、多結晶シリコン膜5の再結晶層8上に、酸
化性雰囲気中で熱酸化処理を施しシリコン酸化膜9を形
成する。Further, referring to FIG. 1C, the amorphous polycrystalline silicon film 5 is heat-treated in a non-oxidizing atmosphere to be recrystallized. Thereafter, a silicon oxide film 9 is formed on the recrystallized layer 8 of the polycrystalline silicon film 5 by thermal oxidation treatment in an oxidizing atmosphere.
以上の工程により形成された半導体装置の断面の結晶構
造の顕微鏡写真を第2図に示す。本写真は、透過型電子
顕微鏡を用いて倍率2X10’倍にて写されたものであ
る。本図によれば、多結晶シリコン膜5では再結晶層8
の結晶粒が再結晶させていない層の結晶粒より大きく成
長しており、また多結晶シリコン膜5とシリコン酸化膜
9との界面が平坦に形成されている。FIG. 2 shows a micrograph of the crystal structure of the cross section of the semiconductor device formed by the above steps. This photograph was taken using a transmission electron microscope at a magnification of 2x10'. According to this figure, in the polycrystalline silicon film 5, the recrystallized layer 8
The crystal grains have grown larger than the crystal grains in the non-recrystallized layer, and the interface between polycrystalline silicon film 5 and silicon oxide film 9 is formed flat.
なお、上記の実施例では多結晶シリコン膜5に導電性を
持たせるために不純物イオンのイオン注入工程を含んだ
半導体装置の製造方法について説明したが、多結晶シリ
コン膜5に導電性を持たせる必要がない場合には、不純
物イオンのイオン注入工程を省くことができる。この場
合においても、多結晶シリコン膜5の再結晶化によって
前述と同様の効果が得られる。Note that in the above embodiment, a method for manufacturing a semiconductor device including an ion implantation step of impurity ions in order to make the polycrystalline silicon film 5 conductive has been described. If unnecessary, the step of implanting impurity ions can be omitted. In this case as well, the same effect as described above can be obtained by recrystallizing the polycrystalline silicon film 5.
[発明の効果]
以上のように、本発明によれば、多結晶シリコン膜表面
の平坦性が改善され、多結晶シリコン膜上に形成される
シリコン酸化膜の膜厚および膜質が均一に形成できるの
で、この後の工程でシリコン酸化膜上に形成される導電
性膜との間で、耐圧が高く漏れ電流の少ない高い信頼性
を有する半導体装置を得ることができる。[Effects of the Invention] As described above, according to the present invention, the flatness of the surface of a polycrystalline silicon film is improved, and the thickness and quality of the silicon oxide film formed on the polycrystalline silicon film can be uniform. Therefore, a semiconductor device having high breakdown voltage, low leakage current, and high reliability can be obtained between the conductive film and the conductive film formed on the silicon oxide film in a subsequent step.
第1A図、第1B図および第1C図は、本発明における
半導体装置の製造方法を製造工程に従って示した製造工
程図である。第2図は、本発明によって製造された半導
体装置の結晶の構造を示す顕微鏡写真である。
第3図は、従来の方法によって製造された半導体装置の
断面模式図である。
図において、4は半導体基板、5は多結晶シリコン膜、
8は多結晶シリコン膜の再結晶層、9はシリコン酸化膜
を示す。
なお、各図中、同一符号は同一または相当部分を示す。FIG. 1A, FIG. 1B, and FIG. 1C are manufacturing process diagrams showing the method for manufacturing a semiconductor device according to the present invention according to manufacturing steps. FIG. 2 is a micrograph showing the crystal structure of a semiconductor device manufactured according to the present invention. FIG. 3 is a schematic cross-sectional view of a semiconductor device manufactured by a conventional method. In the figure, 4 is a semiconductor substrate, 5 is a polycrystalline silicon film,
8 is a recrystallized layer of a polycrystalline silicon film, and 9 is a silicon oxide film. In each figure, the same reference numerals indicate the same or corresponding parts.
Claims (1)
する工程と、 前記多結晶シリコン膜にイオン注入法により所定のシリ
コンイオンを注入し、前記多結晶シリコン膜中に非晶質
層を形成する工程と、 前記多結晶シリコン膜を加熱処理し、前記非晶質層を再
結晶化させる工程と、 再結晶化した前記多結晶シリコン膜を酸化性雰囲気中で
熱処理し、前記多結晶シリコン膜表面にシリコン酸化膜
を形成する工程と、 を備えた半導体装置の製造方法。[Scope of Claims] A step of forming a polycrystalline silicon film with a predetermined thickness on a semiconductor substrate, and implanting predetermined silicon ions into the polycrystalline silicon film by an ion implantation method. forming an amorphous layer; heat-treating the polycrystalline silicon film to recrystallize the amorphous layer; and heat-treating the recrystallized polycrystalline silicon film in an oxidizing atmosphere. A method for manufacturing a semiconductor device, comprising: forming a silicon oxide film on the surface of the polycrystalline silicon film.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25034387A JPH0193132A (en) | 1987-10-02 | 1987-10-02 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP25034387A JPH0193132A (en) | 1987-10-02 | 1987-10-02 | Manufacture of semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0193132A true JPH0193132A (en) | 1989-04-12 |
Family
ID=17206507
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP25034387A Pending JPH0193132A (en) | 1987-10-02 | 1987-10-02 | Manufacture of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0193132A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04116833A (en) * | 1990-09-06 | 1992-04-17 | Mitsubishi Electric Corp | Manufacture of bipolar transistor |
| JPH04137619A (en) * | 1990-09-28 | 1992-05-12 | Canon Inc | Manufacture of semiconductor device |
| JP2006269924A (en) * | 2005-03-25 | 2006-10-05 | Fuji Electric Holdings Co Ltd | Silicon carbide semiconductor device and manufacturing method thereof |
| CN115020335A (en) * | 2022-08-09 | 2022-09-06 | 广州粤芯半导体技术有限公司 | Method for forming semiconductor structure |
-
1987
- 1987-10-02 JP JP25034387A patent/JPH0193132A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04116833A (en) * | 1990-09-06 | 1992-04-17 | Mitsubishi Electric Corp | Manufacture of bipolar transistor |
| JPH04137619A (en) * | 1990-09-28 | 1992-05-12 | Canon Inc | Manufacture of semiconductor device |
| JP2006269924A (en) * | 2005-03-25 | 2006-10-05 | Fuji Electric Holdings Co Ltd | Silicon carbide semiconductor device and manufacturing method thereof |
| CN115020335A (en) * | 2022-08-09 | 2022-09-06 | 广州粤芯半导体技术有限公司 | Method for forming semiconductor structure |
| CN115020335B (en) * | 2022-08-09 | 2022-11-04 | 广州粤芯半导体技术有限公司 | Method of forming a semiconductor structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3184320B2 (en) | Diamond field effect transistor | |
| KR19990072884A (en) | Method for producing a polycrystalline silicon structure | |
| JPS58182259A (en) | Method of forming polysilicon resistor | |
| JP2707415B2 (en) | Method for forming gate of semiconductor device | |
| US5015593A (en) | Method of manufacturing semiconductor device | |
| JP2799304B2 (en) | Method of forming contact conductive layer of semiconductor device and method of forming junction and contact conductive layer of semiconductor device | |
| JP2867402B2 (en) | Method for manufacturing semiconductor device | |
| JPH05243575A (en) | Thin film transistor and manufacture thereof | |
| EP0762490A2 (en) | Method of manufacturing a LDD-MOSFET | |
| JPS63124520A (en) | Manufacture of semiconductor device | |
| JPH0682668B2 (en) | Method for manufacturing semiconductor device | |
| JPS6156461A (en) | MIS field effect transistor on insulating layer and manufacturing method thereof | |
| JPH05121440A (en) | Manufacture of thin film transistor | |
| KR0179100B1 (en) | Manufacturing method of MOS field effect transistor | |
| JPH03132078A (en) | Semiconductor device and its manufacture | |
| JPH0547987B2 (en) | ||
| JPS63236310A (en) | Semiconductor device and manufacture thereof | |
| JPH05144730A (en) | Manufacture of semiconductor device | |
| JPH03200319A (en) | Formation of poly-crystalline silicon | |
| JPH0370126A (en) | Polycrystalline silicon electrode and its manufacture | |
| JPS63198373A (en) | Semiconductor device and its manufacture | |
| JPS63137411A (en) | Manufacture of semiconductor device | |
| JPS63261754A (en) | Manufacture of semiconductor device | |
| JPH0251280A (en) | Pn junction type diode and its manufacture | |
| JP3237800B2 (en) | Semiconductor resistor manufacturing method |