JPH02197940A - データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム - Google Patents

データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム

Info

Publication number
JPH02197940A
JPH02197940A JP1040435A JP4043589A JPH02197940A JP H02197940 A JPH02197940 A JP H02197940A JP 1040435 A JP1040435 A JP 1040435A JP 4043589 A JP4043589 A JP 4043589A JP H02197940 A JPH02197940 A JP H02197940A
Authority
JP
Japan
Prior art keywords
cache
data
line
storage
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1040435A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0348540B2 (de
Inventor
Pransis Paul Karba
カルバ、プランシス・ポール
John Coke
コーク、ジヨン
Norman H Kritzer
クライツアー、ノーマン・エイチ
George Radin
ラデイン、ジヨージ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to JP1040435A priority Critical patent/JPH02197940A/ja
Publication of JPH02197940A publication Critical patent/JPH02197940A/ja
Publication of JPH0348540B2 publication Critical patent/JPH0348540B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP1040435A 1989-02-22 1989-02-22 データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム Granted JPH02197940A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1040435A JPH02197940A (ja) 1989-02-22 1989-02-22 データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1040435A JPH02197940A (ja) 1989-02-22 1989-02-22 データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP58500671 Division

Publications (2)

Publication Number Publication Date
JPH02197940A true JPH02197940A (ja) 1990-08-06
JPH0348540B2 JPH0348540B2 (de) 1991-07-24

Family

ID=12580561

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1040435A Granted JPH02197940A (ja) 1989-02-22 1989-02-22 データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム

Country Status (1)

Country Link
JP (1) JPH02197940A (de)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06195264A (ja) * 1992-12-22 1994-07-15 Nec Corp キャッシュ一致処理装置
US6178484B1 (en) 1998-02-17 2001-01-23 International Business Machines Corporation DCBST with ICBI mechanism to maintain coherency of bifurcated data and instruction caches

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06195264A (ja) * 1992-12-22 1994-07-15 Nec Corp キャッシュ一致処理装置
US6178484B1 (en) 1998-02-17 2001-01-23 International Business Machines Corporation DCBST with ICBI mechanism to maintain coherency of bifurcated data and instruction caches

Also Published As

Publication number Publication date
JPH0348540B2 (de) 1991-07-24

Similar Documents

Publication Publication Date Title
EP0115036B1 (de) Hierarchisches Speichersystem mit getrennten Cachespeichern zur Daten- und Befehlssteuerung
EP0695996B1 (de) Mehrstufige Cache-Speicheranordnung
US5826052A (en) Method and apparatus for concurrent access to multiple physical caches
US5813031A (en) Caching tag for a large scale cache computer memory system
EP0604139B1 (de) Rechnersystem mit einem Vorausholungscachespeicher
US20140237174A1 (en) Highly Efficient Design of Storage Array Utilizing Multiple Cache Lines for Use in First and Second Cache Spaces and Memory Subsystems
JPH0321934B2 (de)
US5715427A (en) Semi-associative cache with MRU/LRU replacement
JP2001195303A (ja) 機能が並列に分散された変換索引バッファ
JP3262519B2 (ja) 第2レベルキャッシュの古いラインの除去によるプロセッサのメモリ性能の強化方法及びシステム
JP3431878B2 (ja) マルチスレッド・プロセッサの命令キャッシュ
EP0470739B1 (de) Verfahren zur Verwaltung einer Cache-Speicheranordnung
KR100326989B1 (ko) 스누핑 포트를 사용하는 프리페치 캐시 질의 방법 및 시스템
US5161219A (en) Computer system with input/output cache
US5367657A (en) Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems
US5452418A (en) Method of using stream buffer to perform operation under normal operation mode and selectively switching to test mode to check data integrity during system operation
EP0432524A2 (de) Cache-Speicherarchitektur
US5619673A (en) Virtual access cache protection bits handling method and apparatus
EP0470736B1 (de) Cache-Speicheranordnung
EP0474356A1 (de) Cache-Speicher und Betriebsverfahren
EP0470735B1 (de) Rechnerspeicheranordnung
JPH02197940A (ja) データ及び命令を記憶するために別個のキヤツシユ記憶を含む階層記憶システム
JPH0421044A (ja) 1チップキャッシュメモリ
JPH06250926A (ja) 複数階層のキャッシュメモリを備えたデータ処理システム
JPH0421043A (ja) 1チップキャッシュメモリ