JPH02215192A - Manufacture of multilayer printed board - Google Patents

Manufacture of multilayer printed board

Info

Publication number
JPH02215192A
JPH02215192A JP3667589A JP3667589A JPH02215192A JP H02215192 A JPH02215192 A JP H02215192A JP 3667589 A JP3667589 A JP 3667589A JP 3667589 A JP3667589 A JP 3667589A JP H02215192 A JPH02215192 A JP H02215192A
Authority
JP
Japan
Prior art keywords
resin
prepreg
multilayer printed
printed board
surface roughness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3667589A
Other languages
Japanese (ja)
Other versions
JP2503630B2 (en
Inventor
Yasufumi Fukumoto
福本 恭文
Masato Matsuo
松尾 正人
Nobuhito Hosoki
細木 伸仁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP1036675A priority Critical patent/JP2503630B2/en
Publication of JPH02215192A publication Critical patent/JPH02215192A/en
Application granted granted Critical
Publication of JP2503630B2 publication Critical patent/JP2503630B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To obtain a multilayer printed board which is excellent in surface roughness and positional accuracy at drilling by a method wherein a prepreg is provided to the upside and the underside of an inner member, respectively, an outer member is provided to the outermost side of the above piece respectively to form a laminated body, which is heated at a temperature higher than a glass transition temperature by specified degrees to be formed into an integral structure of lamination. CONSTITUTION:Glass cloth or the like is impregnated with epoxy resin varnish or the like and dried up to form a prepreg, and specified pieces of prepreg are provided to the upside and the underside of an inner member formed of a laminated board of thermosetting resin or thermoplastic resin on which an electric circuit is provided. Then, the laminated body provided with copper foils is heated at a temperature higher than the glass transition temperature of prepreg resin by 5-30 deg.C and molded in lamination with a specified molding pressure. By this setup, a multilayer printed board excellent in surface roughness and positional accuracy at drilling can be obtained.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は電子機器、電気機器、コンピューター、通信機
器等に用いられる多層プリント基板の製造方法に関する
ものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for manufacturing a multilayer printed circuit board used in electronic equipment, electrical equipment, computers, communication equipment, etc.

〔従来の技術〕[Conventional technology]

従来の多層プリント基板はフェノール樹脂系にあっては
160℃位、エポキシ樹脂系にあっては1715〜18
0℃で積層成形されるのが一般的で、樹脂の硬化、冷却
により内層材の回路パターンが表面に浮き上がり表面粗
度が大となりドリル穴明は時の位置精度を低下させて込
る。
Conventional multilayer printed circuit boards are made of phenolic resin at around 160 degrees Celsius, and those made of epoxy resin at temperatures of 1715 to 18 degrees Celsius.
Laminate molding is generally performed at 0°C, and as the resin hardens and cools, the circuit pattern of the inner layer material rises to the surface, increasing the surface roughness and reducing the positional accuracy when drilling holes.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来の技術で述べたように多層プリント基板の表面粗度
は多層化される程悪く、最近のファインパターン化では
問題になっている。本発明は従来の技術における上述の
問題点に鑑みてなされたもので、その目的とするところ
は表面粗度、穴明は時の位置精度のよい多層プリント基
板の製造方法を提供することにある。
As described in the related art section, the surface roughness of a multilayer printed circuit board becomes worse as the number of layers increases, and this has become a problem in recent fine patterning. The present invention has been made in view of the above-mentioned problems in the conventional technology, and its purpose is to provide a method for manufacturing a multilayer printed circuit board with good surface roughness and hole positioning accuracy. .

〔問題点を解決するための手段〕[Means for solving problems]

本発明は所要枚数の内層材の上面及び又は下面に所要枚
数のプリプレグを配し、最外層に外層材を配設した積層
体を、プリプレグ樹脂のガラス転移温度より5〜30℃
高温で積層一体化することを特徴とする多層プリント基
板の製造方法のため、樹脂硬化、一体化を充分にし且つ
過剰な樹脂の収縮を防止し表面粗度、穴明は時の位置精
度・を向上させることができたもので、以下本発明の詳
細な説明する。
The present invention provides a laminate in which a required number of prepregs are arranged on the upper and/or lower surfaces of the required number of inner layer materials, and an outer layer material is provided as the outermost layer, by 5 to 30°C below the glass transition temperature of the prepreg resin.
Since the manufacturing method of multilayer printed circuit boards is characterized by lamination and integration at high temperatures, it is possible to sufficiently cure and integrate the resin, prevent excessive resin shrinkage, and improve surface roughness, hole drilling, and positional accuracy. The present invention will be described in detail below.

本発明に用いる内層材はフェノール樹脂、エボキシ樹脂
、不飽和ポリエステル樹脂、ポリイミド樹脂、フッ素樹
脂、ポリフェニレンオキサイド樹脂等の熱硬化性樹脂や
熱可塑性樹脂の積層板の片面又は両面に電気回路を形成
したものである。プリプレグとしては樹脂にフェノ−・
ル樹脂、クレゾール樹脂、エポキシ樹脂、不飽和ポリエ
ステル樹脂、ポリイミド樹脂、熱硬化型ポリフェニレン
オキサイド樹脂等の熱硬化性樹脂全般を用−ることがで
きるが、好ましくはエポキシ樹脂を用いることがより効
果が大で望ましbことである。プリプレグの基材として
はガラス、アスベスト等の無機繊維やポリエステル、ポ
リアミド、ポリビニルアルコール、アクリル等の有機合
成繊維や木綿等の天然繊維からなる織布、不織布、マッ
ト或は紙又はこれらの組合せ基材等である。基材への樹
脂含浸蓋は乾燥後樹脂量で40〜601its(以下単
にチと記す)が好ましい。外層材としては内層材に用A
られる積層板の片面金属張積層板や厚みが18〜105
ミクロンの銅、アルミニウム、二9ケル、亜鉛、鉄等の
単独、合金、複合箔を用することができ、必要に応じて
その片面又は両面に化学的処理、物理的処理を施したり
、片面に接着剤層を設けた金属箔である。積層成形時の
温度はプリプレグ樹脂のガラス転移温度より5〜30℃
高温であることが必要である。即ち5℃未満では樹脂の
硬化、一体化が不充分となり、30℃をこえると樹脂の
収縮が大となるためである。
The inner layer material used in the present invention is a laminate of thermosetting resin or thermoplastic resin such as phenol resin, epoxy resin, unsaturated polyester resin, polyimide resin, fluororesin, polyphenylene oxide resin, etc., with an electric circuit formed on one or both sides. It is something. As a prepreg, phenol is added to the resin.
Although general thermosetting resins such as resin, cresol resin, epoxy resin, unsaturated polyester resin, polyimide resin, and thermosetting polyphenylene oxide resin can be used, it is preferable to use epoxy resin because it is more effective. This is highly desirable. Base materials for prepreg include woven fabrics, non-woven fabrics, mats, paper, or combinations of these, made of inorganic fibers such as glass and asbestos, organic synthetic fibers such as polyester, polyamide, polyvinyl alcohol, and acrylic, and natural fibers such as cotton. etc. The resin-impregnated lid on the base material preferably has a resin amount of 40 to 601 its (hereinafter simply referred to as ``chi'') after drying. As the outer layer material, use A for the inner layer material.
Single-sided metal-clad laminates and thicknesses of 18 to 105
Single, alloy, or composite foils of micron copper, aluminum, 29 Kel, zinc, iron, etc. can be used, and if necessary, one or both sides can be chemically or physically treated, or one side can be treated with It is a metal foil with an adhesive layer. The temperature during lamination molding is 5 to 30℃ higher than the glass transition temperature of the prepreg resin.
It is necessary to be at high temperature. That is, if the temperature is lower than 5°C, curing and integration of the resin will be insufficient, and if the temperature exceeds 30°C, the resin will shrink significantly.

以下本発明を実施例にもとづいて説明する。The present invention will be explained below based on examples.

実施例1乃至3と比較例 先ず厚さ0.15 mのガラス布に、エポキシ樹脂(シ
ェル化学株式会社製、エピコート82g ) 100重
量部(以下単に部と記す)に対しジアミノジフェニルメ
タン28部、ベンジルジメチルアミン0.2部メチルオ
キシトール50部を加えてなるエポキシItlllワニ
ス(硬化後のガラス転移温度140℃)を乾燥後の樹脂
量がSOWになるように含浸、乾燥してプリプレグを得
た。次に厚さ0.8ffの両面銅張積層板の両面に電気
回路を形成した内層材の上下面に上記プリプレグを夫々
2枚づつ介在させてから厚さ0.018mの銅箔を配設
した積層体を成形圧力5OKq/d 、成形温度は実施
例1につbでは155℃、実施例2につbでは160℃
、実施例3については165℃、比較例については18
0℃で夫々90分間積層成形して4層プリント基板を得
た。
Examples 1 to 3 and Comparative Example First, 28 parts of diaminodiphenylmethane and benzyl were added to 100 parts by weight (hereinafter simply referred to as "parts") of an epoxy resin (manufactured by Shell Chemical Co., Ltd., Epikote 82 g) on a glass cloth with a thickness of 0.15 m. It was impregnated with epoxy Itll varnish (glass transition temperature after curing: 140° C.) prepared by adding 0.2 parts of dimethylamine and 50 parts of methyloxytol so that the amount of resin after drying was SOW, and dried to obtain a prepreg. Next, two sheets of the prepreg were interposed on each of the upper and lower surfaces of the inner layer material on which electric circuits were formed on both sides of a double-sided copper-clad laminate with a thickness of 0.8 ff, and then a copper foil with a thickness of 0.018 m was placed. The laminate was molded at a pressure of 5 OKq/d and a molding temperature of 155°C in Example 1 and 160°C in Example 2 and b.
, 165°C for Example 3, 18°C for Comparative Example
Each layer was laminated and molded at 0° C. for 90 minutes to obtain a four-layer printed circuit board.

実施例!乃至3と比較例の多層プリント基板の性能は第
1表のようである。
Example! The performances of the multilayer printed circuit boards of 3 to 3 and the comparative example are shown in Table 1.

注 *1 内層回路のパターン部浮き上がりを表面粗度とし
てみる。
Note *1: The lifting of the pattern part of the inner layer circuit is considered as surface roughness.

※2 使用ドリル0.4fi径、重ね枚数2枚。*2 Drill used: 0.4fi diameter, number of sheets stacked: 2.

〔発明の効果〕〔Effect of the invention〕

本発明は上述した如く構成されている。特許請求の範囲
第1項に記載した構成を有する多層プリント基板の製造
方法においては表面粗度、穴明は時の位置精度を向上す
る効果がある。
The present invention is constructed as described above. In the method for manufacturing a multilayer printed circuit board having the structure described in claim 1, surface roughness and perforation have the effect of improving positional accuracy.

Claims (1)

【特許請求の範囲】[Claims] (1)所要枚数の内層材の上面及び又は下面に所要枚数
のプリプレグを配し、最外層に外層材を配設した積層体
を、プリプレグ樹脂のガラス転移温度より5〜30℃高
温で積層一体化することを特徴とする多層プリント基板
の製造方法。
(1) A laminate in which the required number of prepreg sheets are placed on the upper and/or lower surfaces of the required number of inner layer materials and the outer layer material is placed on the outermost layer is laminated together at a temperature 5 to 30 degrees Celsius higher than the glass transition temperature of the prepreg resin. A method for manufacturing a multilayer printed circuit board, characterized by:
JP1036675A 1989-02-15 1989-02-15 Method for manufacturing multilayer printed circuit board Expired - Lifetime JP2503630B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1036675A JP2503630B2 (en) 1989-02-15 1989-02-15 Method for manufacturing multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1036675A JP2503630B2 (en) 1989-02-15 1989-02-15 Method for manufacturing multilayer printed circuit board

Publications (2)

Publication Number Publication Date
JPH02215192A true JPH02215192A (en) 1990-08-28
JP2503630B2 JP2503630B2 (en) 1996-06-05

Family

ID=12476430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1036675A Expired - Lifetime JP2503630B2 (en) 1989-02-15 1989-02-15 Method for manufacturing multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JP2503630B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57149799A (en) * 1980-09-02 1982-09-16 Buerkle Gmbh & Co Robert Method and device for producing multilayer printed circuit board
JPS6112732A (en) * 1984-06-28 1986-01-21 Hitachi Chem Co Ltd Preparation of prepreg for printed circuit board
JPS6172018A (en) * 1984-09-17 1986-04-14 Matsushita Electric Works Ltd Epoxy resin composition

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57149799A (en) * 1980-09-02 1982-09-16 Buerkle Gmbh & Co Robert Method and device for producing multilayer printed circuit board
JPS6112732A (en) * 1984-06-28 1986-01-21 Hitachi Chem Co Ltd Preparation of prepreg for printed circuit board
JPS6172018A (en) * 1984-09-17 1986-04-14 Matsushita Electric Works Ltd Epoxy resin composition

Also Published As

Publication number Publication date
JP2503630B2 (en) 1996-06-05

Similar Documents

Publication Publication Date Title
JPH0354875B2 (en)
JPH02215192A (en) Manufacture of multilayer printed board
JP2501331B2 (en) Laminate
JPH0824011B2 (en) Electric laminated board and printed wiring board using the same
JPH0697670A (en) Board for multilayer printed wiring
JP2001085838A (en) Method for manufacturing multilayer laminated plate
JPH06260765A (en) Multilayer wiring board and manufacture thereof
JPS59125698A (en) Method of producing multilayer printed circuit board
JPH06260764A (en) Multilayer wiring board and manufacture thereof
JPH03285391A (en) Manufacture of multilayer wiring board
JPH03173637A (en) Multilayer printed wiring board
JPH0354876B2 (en)
JPS60257598A (en) Multilayer printed circuit board
JPH02303191A (en) Manufacture of printed wiring board
JPH0771839B2 (en) Laminated board manufacturing method
JPH02277295A (en) Manufacture of printed wiring board
JPH03155194A (en) Multilayer interconnection board
JPH06326474A (en) Multilayered printed wiring board
JPH047895A (en) Multilayer printed wiring board
JPH04170091A (en) Manufacture of multilayer printed wiring board
JPH03155188A (en) Manufacture of multilayer interconnection board
JPH02214626A (en) Production of laminated sheet
JPH01225394A (en) Manufacture of multilayer printed board
JPH0315524A (en) Multilayer printed wiring board
JPH02303190A (en) Manufacture of printed wiring board