JPH0241476U - - Google Patents
Info
- Publication number
- JPH0241476U JPH0241476U JP1988120757U JP12075788U JPH0241476U JP H0241476 U JPH0241476 U JP H0241476U JP 1988120757 U JP1988120757 U JP 1988120757U JP 12075788 U JP12075788 U JP 12075788U JP H0241476 U JPH0241476 U JP H0241476U
- Authority
- JP
- Japan
- Prior art keywords
- bumps
- recess
- electronic component
- bump portion
- printed circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
Description
第1図は、本考案の原理説明図、第2図及び第
3図は、本考案の実施例を示す図、第4図及び第
5図は、本考案の他の実施例を示す図、第6図は
、従来の技術例を示す図である。
図において、1はプリント基板、2は位置ずれ
防止のための基板のパツド上のくぼみ、3はバン
プ、4は電子部品。
FIG. 1 is a diagram illustrating the principle of the present invention, FIGS. 2 and 3 are diagrams showing an embodiment of the present invention, and FIGS. 4 and 5 are diagrams showing other embodiments of the present invention. FIG. 6 is a diagram showing an example of a conventional technique. In the figure, 1 is a printed circuit board, 2 is a recess on the pad of the board to prevent misalignment, 3 is a bump, and 4 is an electronic component.
Claims (1)
プリント基板1のパツド部にくぼみ2を設け、 該バンプ付き電子部品4のバンプ部3が該くぼ
み2の位置にて接合されてなるバンプ付き電子部
品の実装構造。[Claim for Utility Model Registration] A recess 2 is provided in the pad portion of the printed circuit board 1 facing the bump portion 3 of the electronic component 4 with bumps, and the bump portion 3 of the electronic component 4 with bumps is located at the position of the recess 2. Mounting structure of electronic components with bumps that are bonded together.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988120757U JPH0241476U (en) | 1988-09-14 | 1988-09-14 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988120757U JPH0241476U (en) | 1988-09-14 | 1988-09-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0241476U true JPH0241476U (en) | 1990-03-22 |
Family
ID=31367151
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1988120757U Pending JPH0241476U (en) | 1988-09-14 | 1988-09-14 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0241476U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05275841A (en) * | 1992-03-30 | 1993-10-22 | Nec Corp | Multilayer printed board |
| WO2018042846A1 (en) * | 2016-08-30 | 2018-03-08 | 株式会社村田製作所 | Electronic device and multilayer ceramic substrate |
-
1988
- 1988-09-14 JP JP1988120757U patent/JPH0241476U/ja active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05275841A (en) * | 1992-03-30 | 1993-10-22 | Nec Corp | Multilayer printed board |
| WO2018042846A1 (en) * | 2016-08-30 | 2018-03-08 | 株式会社村田製作所 | Electronic device and multilayer ceramic substrate |
| CN109644559A (en) * | 2016-08-30 | 2019-04-16 | 株式会社村田制作所 | Electronic device and multilayer ceramic substrate |
| JPWO2018042846A1 (en) * | 2016-08-30 | 2019-06-24 | 株式会社村田製作所 | Electronic device and multilayer ceramic substrate |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0241476U (en) | ||
| JPS6057152U (en) | printed wiring board | |
| JPH0284368U (en) | ||
| JPH0418474U (en) | ||
| JPS63178374U (en) | ||
| JPH0258363U (en) | ||
| JPS63201371U (en) | ||
| JPH0348242U (en) | ||
| JPS62190376U (en) | ||
| JPS58124977U (en) | Circuit element mounting structure | |
| JPH0173988U (en) | ||
| JPH0282089U (en) | ||
| JPH0465492U (en) | ||
| JPS59131173U (en) | electronic circuit package | |
| JPS59177970U (en) | printed wiring board | |
| JPS6278784U (en) | ||
| JPS6049661U (en) | electronic circuit equipment | |
| JPS5858327U (en) | chip parts | |
| JPS6263932U (en) | ||
| JPH0263568U (en) | ||
| JPS59171350U (en) | Semiconductor element mounting structure | |
| JPS62192663U (en) | ||
| JPS62177079U (en) | ||
| JPH0465455U (en) | ||
| JPS5914366U (en) | Printed board |