JPH028338B2 - - Google Patents

Info

Publication number
JPH028338B2
JPH028338B2 JP59082413A JP8241384A JPH028338B2 JP H028338 B2 JPH028338 B2 JP H028338B2 JP 59082413 A JP59082413 A JP 59082413A JP 8241384 A JP8241384 A JP 8241384A JP H028338 B2 JPH028338 B2 JP H028338B2
Authority
JP
Japan
Prior art keywords
virtual address
virtual
register
extended
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59082413A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60225951A (ja
Inventor
Junichi Mizuno
Juji Kamisaka
Takahito Noda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59082413A priority Critical patent/JPS60225951A/ja
Publication of JPS60225951A publication Critical patent/JPS60225951A/ja
Publication of JPH028338B2 publication Critical patent/JPH028338B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Storage Device Security (AREA)
  • Multi Processors (AREA)
JP59082413A 1984-04-24 1984-04-24 拡張仮想記憶空間の記憶保護方式 Granted JPS60225951A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59082413A JPS60225951A (ja) 1984-04-24 1984-04-24 拡張仮想記憶空間の記憶保護方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59082413A JPS60225951A (ja) 1984-04-24 1984-04-24 拡張仮想記憶空間の記憶保護方式

Publications (2)

Publication Number Publication Date
JPS60225951A JPS60225951A (ja) 1985-11-11
JPH028338B2 true JPH028338B2 (de) 1990-02-23

Family

ID=13773900

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59082413A Granted JPS60225951A (ja) 1984-04-24 1984-04-24 拡張仮想記憶空間の記憶保護方式

Country Status (1)

Country Link
JP (1) JPS60225951A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4945480A (en) * 1988-02-10 1990-07-31 International Business Machines Corporation Data domain switching on program address space switching and return

Also Published As

Publication number Publication date
JPS60225951A (ja) 1985-11-11

Similar Documents

Publication Publication Date Title
US10740249B2 (en) Maintaining processor resources during architectural events
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
US5123094A (en) Interprocessor communications includes second CPU designating memory locations assigned to first CPU and writing their addresses into registers
US4742450A (en) Method to share copy on write segment for mapped files
JP2684196B2 (ja) ワークステーシヨン
JP5414912B2 (ja) キャッシュコヒーレンシ制御の方法、システムおよびプログラム
JP4295111B2 (ja) メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法
JPH04219852A (ja) 直接メモリアクセスを行うためのインターフェース装置及び方法
US7234038B1 (en) Page mapping cookies
JPH05233458A (ja) コンピュータシステムのメモリ管理装置
US20020062434A1 (en) Processing system with shared translation lookaside buffer
KR20030092101A (ko) 공유 메모리를 이용하여 가상 메모리를 실시하는멀티프로세서 시스템, 및 페이징된 메모리 코히런시를유지하기 위한 페이지 교환 방법
JP2930071B2 (ja) 情報処理装置およびプロセッサ
US5293597A (en) Concurrent context memory management unit
JP2004030000A (ja) 共有キャッシュメモリのヒット判定制御方法及び共有キャッシュメモリのヒット判定制御方式
JPH028338B2 (de)
EP1262875A1 (de) Master-Slave-Prozessorsystem mit gemeinsamem Adressenübersetzungspufferspeicher
EP1262876B1 (de) Multiprozessorsystem mit gemeinsamem Adressenübersetzungspufferspeicher
JPS6341101B2 (de)
JPS6341102B2 (de)
JPH02101552A (ja) アドレス変換バッファ処理方式
JPH02184944A (ja) 並列計算機における仮想記憶制御方式
JPS61101855A (ja) 多重仮想記憶システムにおけるｔｌｂ制御方式
HK1101436B (en) Maintaining processor resources during architectural events