JPH0283668A - Standard cell arranging method - Google Patents
Standard cell arranging methodInfo
- Publication number
- JPH0283668A JPH0283668A JP63237001A JP23700188A JPH0283668A JP H0283668 A JPH0283668 A JP H0283668A JP 63237001 A JP63237001 A JP 63237001A JP 23700188 A JP23700188 A JP 23700188A JP H0283668 A JPH0283668 A JP H0283668A
- Authority
- JP
- Japan
- Prior art keywords
- cells
- connection strength
- connection
- netlist
- standard cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はスタンダードセル配置手法に関し、特に接続強
度の強い順に優先的に近接してセルを配置するスタンダ
ードセル配置手法に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a standard cell arrangement method, and particularly to a standard cell arrangement method in which cells are arranged preferentially in the order of connection strength and close to each other.
従来、この種のスタンダードセル配置手法は、接続強度
を与える場合、ネットリストと論理設計情報（論理動作
、論理属性、信号線の流れ）にもとづき接続強度を与え
ていた。Conventionally, this type of standard cell placement method has provided connection strength based on the netlist and logic design information (logic operation, logic attributes, signal line flow).
上述した従来のスタンダードセル配置手法は、接続強度
を与える場合、ネットリストの他に論理設計情報を必要
とするので、■ネットリスト設計者の論理設計情報を作
成する工数がかかる、■論理設計情報を解析するプログ
ラムが必要、■論理情報を解析する時間がかかる（ＣＰ
Ｕタイム）という欠点がある。The conventional standard cell placement method described above requires logic design information in addition to the netlist when providing connection strength. Requires a program to analyze the information, ■It takes time to analyze the logical information (CP
U time).
本発明の目的は、ネッ）・リスト設計者が容易に接続強
度を与えることができ、短時間で接続強度の高い順に優
先的に近接してセルを配置するスタンダードセル配置手
法を提案することにある。The purpose of the present invention is to propose a standard cell placement method that allows netlist designers to easily assign connection strengths and to place cells preferentially in close proximity in order of connection strength in a short time. be.
本発明のスタンダードセル配置手法は、セル間の接続が
階層的に記述されたネットリストをもとに、下位階層内
のセル間の接続に、上位階層内のセル間の接続より強い
接続強度を与える手法な有している。The standard cell placement method of the present invention is based on a netlist in which connections between cells are described in a hierarchical manner. I have a way of giving.
したがって、接続強度を与える場合、論理設計情報を必
要としなく、階層的に記述されたネットリストだけで接
続強度を与えることができる。Therefore, when providing connection strength, it is possible to provide connection strength only using a hierarchically described netlist without requiring logical design information.
第１図は本発明の一実施例の流れ図である。１は階層的
に記述されたネットリスト、２は下位階層内のセル間の
接続に、上位階層内のセル間の接続より強い接続強度を
与える手法、３は２によって得られた接続強度、４はネ
ットリスト：１と接続強度：３に従ってスタンダードセ
ルを自動配置する手法である。FIG. 1 is a flow diagram of one embodiment of the present invention. 1 is a hierarchically described netlist, 2 is a method of giving connections between cells in a lower hierarchy a stronger connection strength than connections between cells in an upper hierarchy, 3 is a connection strength obtained by 2, 4 is a method of automatically placing standard cells according to netlist: 1 and connection strength: 3.
第２図（ａ）は本発明の他の実施例２の流れ図である。FIG. 2(a) is a flowchart of another embodiment 2 of the present invention.
５は階層的に記述されたネットリスト、６は下位階層内
のセル間の接続に、上位階層内のセル間の接続より強い
接続強度を与える手法、７は６によって得られた接続強
度、８はネットリスト：５と接続強度ニアに従ってスタ
ンダードセルを自動配置する手法、９は接続強度を決定
する場合、各階層にどのような関数で強度を与えるかを
指定するパラメータである。パラメータ９は第２図（ｂ
）に示すように、１０ａ、１０ｂ、１０ｃ等の種々な関
数を指定し、各階層内のセル間の強度を調整することが
可能である。5 is a hierarchically described netlist, 6 is a method of giving connections between cells in a lower hierarchy a stronger connection strength than connections between cells in an upper hierarchy, 7 is a connection strength obtained by 6, 8 9 is a method for automatically arranging standard cells according to the netlist: 5 and connection strength nia, and 9 is a parameter that specifies what function is used to give strength to each layer when determining connection strength. Parameter 9 is shown in Figure 2 (b
), it is possible to specify various functions such as 10a, 10b, 10c, etc., and adjust the strength between cells in each hierarchy.
以上説明したように本発明は、下位階層内のセル間の接
続に、上位階層内のセル間の接続より強い接続強度を与
える手法を含むことにより、ネットリスト設計者が容易
に接続強度を与えることができ、短時間で接続強度の高
い順に優先的に近接してセルを配置できる効果がある。As explained above, the present invention includes a method for giving stronger connection strength to connections between cells in a lower hierarchy than connections between cells in an upper hierarchy, so that a netlist designer can easily give connection strength to connections between cells in a lower hierarchy. This has the effect of allowing cells to be arranged preferentially in the order of connection strength in a short time.
ネットリスト設計者は通常、機能ごとに階層的にネット
リストを記述していく。一方ＬＳＩの高性能化のために
は機能ごとに近接してセルを配置する必要がある。本発
明の手法はネットリスト設計者が従来どうりのネットリ
スト記述方法のままで、ＬＳＩの高性能化のためのセル
の配置を考慮して、ネットリストを設計できる。Netlist designers typically describe netlists hierarchically for each function. On the other hand, in order to improve the performance of LSI, it is necessary to arrange cells closely for each function. The method of the present invention allows a netlist designer to design a netlist while using the conventional netlist description method while taking into consideration the arrangement of cells for improving the performance of an LSI.
１．５・・・・・・階層的に記述されたネットリスト、
２．６・・・・・・接続強度を与える手法、３，７・・
・・・・結果として得られる接続強度、４，８・・・・
・・自動配置手法。
代理人 弁理士 内 原 晋1.5...Netlist described hierarchically,
2.6...Method for giving connection strength, 3,7...
...Resulting connection strength, 4,8...
...Automatic placement method. Agent Patent Attorney Susumu Uchihara
Claims (1)
法において、セル間の接続が階層的に記述されたネリッ
トをもとに、下位階層内のセル間の接続に、上位階層内
のセル間の接続より強い接続強度を与える手法を含むこ
とを特徴とするスタンダードセル配置手法。In a method that preferentially places cells close to each other in order of connection strength, based on Nerit, which describes the connections between cells hierarchically, cells in the upper hierarchy are connected to cells in the lower hierarchy. A standard cell placement method characterized by including a method that provides a connection strength stronger than connections between the cells.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63237001A JPH0283668A (en) | 1988-09-20 | 1988-09-20 | Standard cell arranging method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63237001A JPH0283668A (en) | 1988-09-20 | 1988-09-20 | Standard cell arranging method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0283668A true JPH0283668A (en) | 1990-03-23 |
Family
ID=17008916
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63237001A Pending JPH0283668A (en) | 1988-09-20 | 1988-09-20 | Standard cell arranging method |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0283668A (en) |
-
1988
- 1988-09-20 JP JP63237001A patent/JPH0283668A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6298319B1 (en) | Incremental compilation of electronic design for work group | |
| TW527549B (en) | Method for implementing a physical design for a dynamically reconfigurable logic circuit | |
| CA2410073C (en) | Modular design method and system for programmable logic devices | |
| US20120317528A1 (en) | Methods and systems for computer aided design of 3d integrated circuits | |
| US20060253827A1 (en) | Hierarchial semiconductor design | |
| US7418686B1 (en) | System for representing the logical and physical information of an integrated circuit | |
| WO2002027928A2 (en) | Method and apparatus for tolerating defects in a programmable logic device using runtime parameterizable cores | |
| JPH02115979A (en) | Compaction processing method for mask pattern of semiconductor integrated circuit | |
| US20080307374A1 (en) | Method, system, and computer program product for mapping a logical design onto an integrated circuit with slack apportionment | |
| US20090271750A1 (en) | Timing constraint merging in hierarchical soc designs | |
| CN105574219B (en) | The method of non-standard cell library logic unit automatic placement and routing | |
| JPH06274568A (en) | How to expand hierarchical figure data | |
| JP2516703B2 (en) | Logic automatic generation method and logic automatic generation system | |
| US6434722B2 (en) | Method of changing logic circuit portion into gated clock portion and recording medium storing a program for carrying out the method | |
| US20090031276A1 (en) | Design Apparatus, Design Method, and Program | |
| CN116992813B (en) | Methods for obtaining file information, machine training methods, systems and storage media | |
| JP3476688B2 (en) | Netlist generation method and netlist generation device | |
| CN116738909B (en) | A memory integration method for integrated circuits | |
| JPH03220749A (en) | Layout design of standard cells | |
| US7131090B2 (en) | Clocked gating based on measured performance | |
| US20040230923A1 (en) | Generation of improved input function for clocked element in synchronous circuit | |
| JPH0259968A (en) | Logic circuit forming system | |
| CN114356315B (en) | Automatic storage allocation method for multi-core DSP based on model-driven | |
| JP3614539B2 (en) | Logic design support device | |
| CN107943746A (en) | Editable method for managing power supply, power management module and system-on-chip |