JPH0310534U - - Google Patents
Info
- Publication number
- JPH0310534U JPH0310534U JP1989069744U JP6974489U JPH0310534U JP H0310534 U JPH0310534 U JP H0310534U JP 1989069744 U JP1989069744 U JP 1989069744U JP 6974489 U JP6974489 U JP 6974489U JP H0310534 U JPH0310534 U JP H0310534U
- Authority
- JP
- Japan
- Prior art keywords
- lsi chip
- recess
- chip
- layer
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07351—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting
- H10W72/07353—Connecting or disconnecting of die-attach connectors characterised by changes in properties of the die-attach connectors during connecting changes in shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/30—Die-attach connectors
- H10W72/331—Shapes of die-attach connectors
- H10W72/334—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/536—Shapes of wire connectors the connected ends being ball-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Die Bonding (AREA)
Description
第1図は、本考案の第1実施例の構成を示す回
路基板の一部の断面図、第2図は、同じくその斜
視図、第3図は、本考案の第2実施例の構成を示
す斜視図、第4図a,bは、従来のLSIチツプ
の実装構造における欠点を示す回路基板を一部の
断面図である。
10……回路基板、11……ベース層、12,
13……絶縁層、14,15……回路導体、16
,17……スルーホール、18,23……ボンデ
イングパツド、19……LSIチツプ、20……
凹部、21……段、22……接着剤、24……ワ
イヤ。
FIG. 1 is a cross-sectional view of a part of a circuit board showing the structure of the first embodiment of the present invention, FIG. 2 is a perspective view thereof, and FIG. 3 is the structure of the second embodiment of the present invention. The perspective views shown in FIGS. 4a and 4b are cross-sectional views of a portion of the circuit board showing the drawbacks in the conventional LSI chip mounting structure. 10... circuit board, 11... base layer, 12,
13... Insulating layer, 14, 15... Circuit conductor, 16
, 17... Through hole, 18, 23... Bonding pad, 19... LSI chip, 20...
Recessed portion, 21...step, 22...adhesive, 24...wire.
Claims (1)
層して構成された回路基板10の表面に露出して
いる絶縁層13に、LSIチツプ19の実装位置
に対応して、該LSIチツプ19の平面サイズよ
りも小さめの凹部20を形成し、該凹部20内に
適量に施与された接着剤22によつて、LSIチ
ツプ19を位置決め固定することを特徴とするL
SIチツプの実装構造。 The insulating layer 13 exposed on the surface of the circuit board 10, which is composed of laminated circuit conductors 14, 15 and insulating layers 12, 13, is provided with a layer of the LSI chip 19 corresponding to the mounting position of the LSI chip 19. An LSI chip 19 is characterized in that a recess 20 smaller than the plane size is formed, and an appropriate amount of adhesive 22 is applied inside the recess 20 to position and fix the LSI chip 19.
Mounting structure of SI chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989069744U JPH0310534U (en) | 1989-06-16 | 1989-06-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1989069744U JPH0310534U (en) | 1989-06-16 | 1989-06-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0310534U true JPH0310534U (en) | 1991-01-31 |
Family
ID=31605311
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1989069744U Pending JPH0310534U (en) | 1989-06-16 | 1989-06-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0310534U (en) |
-
1989
- 1989-06-16 JP JP1989069744U patent/JPH0310534U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0310534U (en) | ||
| JPS58120662U (en) | Chippukiyariya | |
| JPS6346844U (en) | ||
| JPS6416636U (en) | ||
| JPH0165142U (en) | ||
| JPS6296848U (en) | ||
| JPS6138954U (en) | semiconductor equipment | |
| JPH01117074U (en) | ||
| JPS6289158U (en) | ||
| JPH0217839U (en) | ||
| JPH0330458U (en) | ||
| JPH0265356U (en) | ||
| JPS59171350U (en) | Semiconductor element mounting structure | |
| JPH0263548U (en) | ||
| JPH044776U (en) | ||
| JPH03120052U (en) | ||
| JPS6387860U (en) | ||
| JPS6284970U (en) | ||
| JPS61140574U (en) | ||
| JPS63132476U (en) | ||
| JPS6252967U (en) | ||
| JPH0330460U (en) | ||
| JPH0467379U (en) | ||
| JPH03110870U (en) | ||
| JPS63115255U (en) |